

CA-IS1200 Isolated Amplifier for Current Sensing

1 Key Features

- Differential Input Voltage Range: ±250 mV
- Fixed Initial Gain: 8
- Low Input Offset and Drift: ±1 mV (max) at 25°C, ±4 μV/°C (max)
- Low Gain Error and Drift: ±0.5% (max) at 25°C, ±50 ppm/°C (max)
- Low Nonlinearity and Drift:
 0.01% (typ) for Full Scale, ±1 ppm/°C (typ)
- 3.3-V or 5-V Operation for Both High- and Low-Side
- High CMTI: ±150 kV/μs (typ)
- Wide Operating Temperature Range: –40°C to 125°C
- Safety-Related Certifications:
 - 7070-V_{PK} (CA-IS1200G) Isolation per DIN EN IEC 60747-17 (VDE 0884-17)
 - 5000-V_{RMS} (CA-IS1200G) Isolation for 1 Minute per UL 1577
 - TUV Certification Approvals

2 Applications

- Industrial Motor Controls and Drives
- Isolated Switch Mode Supplies
- Uninterruptible Power Supplies

3 Description

The CA-IS1200 devices are high-precision isolated amplifiers and optimized for shunt-resistor-based current sensing. Low offset and gain error and drift guarantee that measuring accuracy is maintained over the entire operating temperature range.

The CA-IS1200 devices utilize silicon oxide (SiO_2) isolation barriers and support up to 3750- V_{RMS} (CA-IS1200U) or 5000- V_{RMS} (CA-IS1200G) galvanic isolation per UL 1577. This technology separates high- and low-voltage domain to protect lower-voltage parts from damage and provides low emissions as well as strong anti-interference capability from


magnetic changes. The high common-mode transient immunity (CMTI) means that the CA-IS1200 devices transmit correct signals through isolation barriers and are suitable for industrial motor controls and drives which require high-voltage and high-power switching. The internal input common-mode overvoltage and missing high-side supply voltage detection functions contribute to fault diagnostics and system safety.

The CA-IS1200 devices are packaged in 8-pin DUB or wide-body SOIC packages and specified over the extended industrial temperature range of -40°C to 125°C.

Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CA-IS1200U	DUB8 (U)	9.20 mm × 6.62 mm
CA-IS1200G	SOIC8-WB (G)	5.85 mm × 7.50 mm

Simplified Schematic





4 Ordering Guide

Table 4-1 Ordering Guide for Valid Ordering Part Number

Ordering Part Number	Specified Input Range	Isolation Rating	Package
CA-IS1200U	±250 mV	3750 V _{RMS}	DUB8
CA-IS1200G	±250 mV	5000 V _{RMS}	SOIC8-WB



Table of Contents

1	Key F	eatures 1	9.1	L	Syst	em Overview	16
2	Appli	cations 1	9.2	2	Feat	ture Description	16
3		ription 1		9.2	2.1	Analog Input	
4		ring Guide2		9.2 9.2		Signal Transmission Across Isolation Barri Fail-Safe Output	
5	Revis	ion History 3	10	A	Applio	cation and Implementation	
6	Pin D	escriptions and Functions 4			.1.1	Typical Application for Current Sensing	
7	Speci	fications 5		10	.1.2	Choose Proper R _{shunt}	19
	7.1	Absolute Maximum Ratings ¹ 5		10	.1.3	Input Filter	20
	7.2	ESD Ratings5		10	.1.4	Power Supply Recommendations	20
	7.3	Recommended Operating Conditions5		10	.1.5	Output Filter	20
	7.4	Thermal Information5		10	.1.6	Error Analysis in Voltage Sensing	21
	7.5	Power Ratings5		10	.1.7	Caution	21
	_	-	11	F	acka	ge Information	22
	7.6	Insulation Specifications6	11	.1	8-Pi	n DUB Package	22
	7.7	Safety-Related Certifications7	11	.2	8-Pi	n Wide Body SOIC Package	23
	7.8	Electrical Characteristics8	12			ring Information	
	7.9	Typical Characteristics10					
8	Paran	neter Measurement Information15	13		-	and Reel Information	
9		led Description16	14	I	mpor	tant Notice	26

5 Revision History

Revision	Description	Rev Date	Page
Version 1.00	NA		NA
Version 1.01	Changed POD and Type reel information	2022/12/20	21, 22, 24
Version 1.02	Update Certification information	2023/09/06	1, 6, 7
Version 1.03	Update Isolated information	2023/11/01	6



6 Pin Descriptions and Functions




Figure 6-1 CA-IS1200 Top View

Table 6-1 CA-IS1200 Pin Description and Functions

NAME	PIN NUMBER	TYPE	DESCRIPTION			
VDD1	1	Power	High-side power supply, 3 V to 5.5 V			
VINP	2	Input	Noninverting analog input			
VINN	3	Input	Inverting analog input			
GND1	4	Ground	High-side ground			
GND2	5	Ground	Low-side ground			
VOUTN	6	Output	Inverting analog output			
VOUTP	7	Output	Noninverting analog output			
VDD2	8	Power	Low-side power supply, 3 V to 5.5 V			



7 Specifications

7.1 Absolute Maximum Ratings¹

PARAMETER			MAX	UNIT
VDD1, VDD2	Supply voltage ²	-0.5	6.5	V
VINP, VINN	Analog input voltage	GND1 – 6	6.5	V
VOUTP, VOUTN	Analog output voltage	GND2 – 0.5	VDD2 + 0.5 ³	V
I _{IN}	Input current to any pin except supply pins	-10	10	mA
T _J	Junction Temperature		150	°C
T _{STG}	Storage Temperature	-65	150	°C

NOTE:

- 1. Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. All voltage values are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- 3. Maximum voltage must not exceed 6.5 V.

7.2 ESD Ratings

		VALUE	UNIT
V Flootrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins	±4000	V
V _{ESD} Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins	±2000	V

7.3 Recommended Operating Conditions

	PARAMETER	MIN	NOM	MAX	UNIT
VDD1	High-side supply voltage, with respect to GND1	3.0	5.0	5.5	V
VDD2	Low-side supply voltage, with respect to GND2	3.0	3.3	5.5	V
T _A	Ambient Temperature	-40		125	°C

7.4 Thermal Information

	THERMAL METRIC	VALUE (U)	VALUE (G)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73.3	110.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	63.2	51.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.0	66.4	°C/W
ψ _{ЈТ}	Junction-to-top characterization parameter	27.4	16.0	°C/W
ψ _{JB}	Junction-to-board characterization parameter	42.7	64.5	°C/W
R _{0JC(bottom)}	Junction-to-case (bottom) thermal resistance	NA	NA	°C/W

7.5 Power Ratings

	PARAMETER	TEST CONDITIONS	VALUE	UNIT	
D	Maximum navor dissipation for both sides	VDD1 = VDD2 = 5.5 V	129.25		
P _D	Maximum power dissipation for both sides	VDD1 = VDD2 = 3.6 V	76.32	mW	
В	Maximum navor dissipation for high side	VDD1 = 5.5 V	85.25	ma\A/	
P _{D1}	Maximum power dissipation for high-side	VDD1 = 3.6 V	50.40	mW	
В	Maximum power dissipation for low-side	VDD2 = 5.5 V	44.00	m\\/	
P _{D2}	iviaximum power dissipation for low-side	VDD2 = 3.6 V	25.92	mW	



7.6 Insulation Specifications

	PARAMETR	TEST CONDITIONS	VALUE (U)	VALUE (G)	UNIT
CLR	External clearance ¹	Shortest terminal-to-terminal distance through air	6.1	8	mm
CPG	External creepage ¹	Shortest terminal-to-terminal distance across the package surface	6.8	8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	28	28	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	> 600	V
	Material group	According to IEC 60664-1	I	I	
		Rated mains voltage ≤ 150 V _{RMS}	I-IV	I-IV	
	0	Rated mains voltage ≤ 300 V _{RMS}	1-111	I-IV	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V _{RMS}	N/A	I-IV	
		Rated mains voltage ≤ 1000 V _{RMS}	N/A	1-111	
DIN EN II	EC 60747-17 (VDE 0884-17) ²	-		JI.	II.
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	566	1414	V_{PK}
V _{IOWM}	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) Test	400	1000	V _{RMS}
		DC voltage	566	1414	V_{DC}
V _{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$, t = 1 s (100% production)	5300	7070	V _{PK}
V_{IOSM}	Maximum surge isolation voltage ³	Test method per IEC 60065, 1.2/50 μ s waveform, $V_{TEST} = 1.6 \times V_{IOSM}$ (qualification) (G) $V_{TEST} = 1.3 \times V_{IOSM}$ (qualification) (U)	4070	8000	V _{PK}
		Method a, After input/output safety test subgroup 2/3, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s};$ $V_{pd(m)} = 1.2 \times V_{IORM}, t_m = 10 \text{ s}$	≤ 5	≤ 5	
q_{pd}	Apparent charge ⁴	Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s};$ $V_{pd(m)} = 1.6 \times V_{IORM}, t_m = 10 \text{ s}$	≤5	≤ 5	pC
		Method b1, At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}, t_{ini} = 1 \text{ s};$ $V_{pd(m)} = 1.875 \times V_{IORM}, t_m = 1 \text{ s} \text{ (G)}$ $V_{pd(m)} = 1.5 \times V_{IORM}, t_m = 1 \text{ s} \text{ (U)}$	≤ 5	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁵	V _{IO} = 0.4 × sin (2πft), f = 1 MHz	~ 1	~ 1	pF
R _{IO}	Isolation resistance ⁵	$V_{IO} = 500 \text{ V}, T_A = 25^{\circ}\text{C}$ $V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$	> 10 ¹² > 10 ¹¹	> 10 ¹² > 10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	> 109	> 109	
	Pollution degree		2	2	
UL 1577					
V_{ISO}	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$, t = 60 s (qualification), $V_{TEST} = 1.2 \times V_{ISO}$, t = 1 s (100% production)	3750	5000	V_{RMS}

NOTE:

- Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- 2. This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- 3. Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- 4. Apparent charge is electrical discharge caused by a partial discharge (pd).



Shanghai Chipanalog Microelectronics Co., Ltd.

5. All pins on each side of the barrier tied together creating a two-terminal device.


7.7 Safety-Related Certifications

VDE	UL	TUV
Certified according to DIN EN IEC 60747-17 (VDE	Recognized under UL 1577 Component Recognition	Certified according to EN
0884-17):2021-10	Program and CSA Component Acceptance Service Notice	61010-1: 2010+A1
	No. 5A	
Maximum repetitive peak isolation voltage:	Single protection	SOIC8-WB: 5000 V _{RMS}
1414 V _{PK} (SOIC8-WB) and 566 V _{PK} (DUB8)	SOIC8-WB: 5000 V _{RMS}	DUB8: 3750 V _{RMS}
1414 V _{PK} (DUB8 under certification)	DUB8: 3750 V _{RMS}	
Maximum transient isolation voltage:		
7070 V _{PK} (SOIC8-WB) and 5300 V _{PK} (DUB8)		
Maximum surge isolation voltage:		
8000 V _{PK} (SOIC8-WB) and 4070 V _{PK} (DUB8)		
6250 V _{PK} (DUB8 under certification)		
Certification Number:	Certification Number: E511334-20200520	Certification Number:
40052786 (Basic insulation)		CN23RC4J 001
40057278 (Reinforced insulation)		

7.8 Electrical Characteristics

All minimum and maximum specifications apply from $T_A = -40$ °C to 125°C, VDD1 = 3 V to 5.5 V, VDD2 = 3 V to 5.5 V, VINP = -250 mV to 250 mV, and VINN = GND1 = 0 V (unless otherwise noted). All typical specifications are at $T_A = 25$ °C, VDD1 = 5 V, and VDD2 = 3.3 V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
ANALOG I	NPUT							
$V_{Clipping}$	Maximum input voltage before clipping output	VINP – VINN		±320		mV		
V _{FSR}	Specified linear full-scale input range	VINP – VINN	-250		250	mV		
V _{CM}	Operating common-mode input voltage	(VINP + VINN) / 2 to GND1	-0.16		VDD1 – 2.1	V		
V _{CMOV}	Common-mode overvoltage threshold	(VINP + VINN) / 2 to GND1	VDD1 – 2			V		
V _{CMOV_HYS}	Hysteresis of common-mode over- voltage threshold			100		mV		
V _{OS}	Input offset voltage	Initial, at T _A = 25°C, VINP = VINN = GND1	-1 ±0.05 1			mV		
TCVos	Input offset voltage drift		-4 ±1 4			μV/°C		
CMRR _{IN}	Input common-mode rejection ratio	DC, VINP = VINN f _{IN} = 10 kHz, VINP = VINN	-98 -98			dB		
C _{IN}	Single-ended input capacitance	f _{IN} = 275 kHz, VINN = GND1		2		pF		
C _{IND}	Differential input capacitance	f _{IN} = 275 kHz		1		pF		
R _{IN}	Single-ended input resistance	VINN = GND1		19		kΩ		
R _{IND}	Differential input resistance			22		kΩ		
I _{IN}	Input current	$VINP = VINN = GND1,$ $I_{IN} = (I_{INP} + I_{INN}) / 2$	-41	-30	-24	μΑ		
TCI _{IN}	Input current drift			±1		nA/°C		
I _{INOS}	Input offset current			±5		nA		
BW _{IN}	Input bandwidth			1000		kHz		
ANALOG (DUTPUT							
	Gain ¹	Initial, at T _A = 25°C		8		V/V		
E_G	Gain error	Initial, at T _A = 25°C	-0.5%	±0.05%	0.5%			
TCE _G	Gain error drift		-50	±15	50	ppm/°0		
NL	Nonlinearity ²		-0.03%	±0.01%	0.03%			
TCNL	Nonlinearity drift			±1		ppm/°		
	Output noise	VINP = VINN = GND1, BW = 100 kHz		330		μV_{RMS}		
THD	Total harmonic distortion	$V_{IN} = 500 \text{ mV}_{pp}, f_{IN} = 10 \text{ kHz}, BW = 100 \text{ kHz}$		-85		dB		
CNID	Circulate materials	V_{IN} = 500 m V_{pp} , f_{IN} = 1 kHz, BW = 10 kHz		83	- dB			
SNR	Signal-to-noise ratio	V _{IN} = 500 mV _{pp} , f _{IN} = 10 kHz, BW = 100 kHz		68				
		At VDD1, DC		-100				
DCDD	Danier annah arization ariz	At VDD1, 100-mV and 10-kHz ripple		-90				
PSRR	Power supply rejection ratio ³	At VDD2, DC		-100		dB		
		At VDD2, 100-mV and 10-kHz ripple		-98				
V _{CMOUT}	Common-mode output voltage		1.39	1.45	1.51	V		
V _{FAILSAFE}	Fail-safe differential output voltage	V _{CMOV} ≤ V _{CM} or VDD1 missing		-2.53	-2.43	V		
I _{osc}	Output short-circuit current	VOUTP or VOUTN shorts to VDD2 or GND2		±13		mA		
R _{OUT}	Output resistance	On VOUTP or VOUTN		< 0.2		Ω		
BW _{OUT}	Output bandwidth (–3 dB)		250	310		kHz		
CMTI	Common-mode transient immunity	GND1 – GND2 = 1.5 kV; See Figure 8-1	100	150		kV/μs		
POWER SI	JPPLY		•			•		
	VDD undervoltage threshold	VDD1 or VDD2 rising		2.5	2.7	V		





Shanghai Chipanalog Microelectronics Co., Ltd.

IDD1	High cide comply correspt	3.0 V ≤ VDD1 ≤ 3.6 V	9.3	14.0	mA	
IDD1	High-side supply current	4.5 V ≤ VDD1 ≤ 5.5 V	10.7	10.7 15.5		
IDD3	Low side supply surrent	3.0 V ≤ VDD2 ≤ 3.6 V 5.2		7.2	mA	
IDD2	Low-side supply current	4.5 V ≤ VDD2 ≤ 5.5 V	5.7	8.0	MA	
t _r	Pica time of VOLIT (10% 00%)	VINP = 0 to 0.25 V step;	1.2	1.2		
	Rise time of VOUT (10% – 90%)	See Figure 8-2	1.2		μs	
	Fall time of VOUT (90% – 10%)	VINP = 0.25 V to 0 step;	1.2		μs	
t _f	Fail tille of VOOT (90% – 10%)	See Figure 8-2	1.2		μs	
t _{PD}	VIN to VOUT signal delay (50% – 50%)	Output unfiltered; See Figure 8-3	1.5	2.1	μs	
+ .	Analog settling time	VDD1 = 0 to 3 V step and 3.0 V ≤	500		μs	
t _{AS}	Analog settling time	VDD2, to VOUT valid (0.1% settling)	300	300		


NOTE:

- 1. The gain is defined as the slope of the optimum line derived by the method of least squares between differential input voltage (VINP VINN) and differential output voltage (VOUTP VOUTN) over the specified input range.
- 2. Nonlinearity is defined as a fraction of the half of the peak-to-peak value of differential output voltage deviation divided by the full-scale differential output voltage.
- 3. This parameter is input referred.



7.9 Typical Characteristics

All typical specifications are at VINP = -250 mV to 250 mV, and VINN = GND1 = 0 V, VDD1 = 5 V, and VDD2 = 3.3 V (unless otherwise noted).








Figure 7-7 Total Harmonic Distortion vs Temperature @ f_{IN} = 10 kHz




Figure 7-8 Total Harmonic Distortion vs VDD1 @ f_{IN} = 10 kHz




Figure 7-9 Total Harmonic Distortion vs VDD2 @ f_{IN} = 10 kHz





Figure 7-10 SNR vs Temperature @ f_{IN} = 1 kHz









Figure 7-12 SNR vs VDD1 @ f_{IN} = 10 kHz









Figure 7-13 SNR vs VDD2 @ f_{IN} = 10 kHz

Figure 7-14 High-Side V_{CMOV} vs Temperature







Figure 7-15 High-Side V_{CMOV_HYS} vs Temperature

Figure 7-16 Low-Side V_{CMOUT} vs Temperature






Figure 7-18 Output Rise and Fall Time vs Temperature






Figure 7-19 Output Rise and Fall Time vs VDD2




Figure 7-20 VIN to VOUT Signal Delay vs Temperature




Figure 7-21 VIN to VOUT Signal Delay vs VDD2







Figure 7-22 Supply Current vs Temperature







. ,







Figure 7-25 Input CMRR vs Frequency









Figure 7-27 VOUT vs VIN

Figure 7-28 Input-Referred Noise Density vs Frequency







Figure 7-30 Nonlinearity vs Supply Voltage



8 Parameter Measurement Information



Note:

- 1. The High Voltage Surge Generator generates repetitive high voltage surges with > 1 kV amplitude and < 10 ns rise time or fall time to generate common-mode transient noise with > 150 kV/μs slew rate.
- 2. C_{dep} is the 0.1~1 μF decoupling capacitor.

Figure 8-1 Common-Mode Transient Immunity Test Circuit




Figure 8-2 Rise and Fall Time Test Waveforms




Figure 8-3 Delay Time Test Waveforms



9 Detailed Description

9.1 System Overview

The CA-IS1200 devices are high-precision isolated amplifiers designed for shunt-resistor-based current sensing. The functional block diagram of this device is shown in Figure 9-1. At high side, the fully differential amplifier pre-amplifies the measuring voltage across a shunt resistor and then drives a 2^{nd} -order Sigma-Delta ($\Sigma\Delta$) modulator. This modulator converts the analog signal to a digital bitstream. For transmission across the SiO_2 -based isolation barrier, the digital stream is further modulated with a high-frequency carrier using a simple on-off keying (OOK) modulation scheme. The receiver (RX) recoveries the modulated signal to the original digital bitstream at low side. After processed by a 1-bit digital-to-analog converter (DAC), the digital bitstream is sent to an active low-pass filter to produce the analog output. For synchronization of the whole chip, the clock is generated at low side and sent back to high side ensuring that all clocks come from one source.




Figure 9-1 Functional Block Diagram of CA-IS1200

9.2 Feature Description

9.2.1 Analog Input

The CA-IS1200 device utilizes a fully differential amplifier stage to pre-amplify the measuring voltage across the shunt resistor. The nominal gain of the front-end differential amplifier is 4, contributing part of the total gain and ensuring that the 2^{nd} -order Sigma-Delta modulator is not saturated when the analog input is within the specific input voltage range. This gain is set by the internal high-precision resistor network. The tens-of-several-k Ω input resistance means it can bring in more gain error and offset if CA-IS1200 devices are applied in measurement where the input signal sources are high-impedance (refer to Error Analysis in Voltage Sensing for detailed information).

The ESD structure of CA-IS1200 supports the absolute maximum analog input voltage (with respect to GND1) to range from GND1 – 6 V to VDD1 + 0.5 V. To guarantee the long-term reliability and device performance, the differential analog input voltage and the input common-mode voltage of CA-IS1200 must be kept within the specific range.

9.2.2 Signal Transmission Across Isolation Barrier

The CA-IS1200 devices utilize a simple on-off keying (OOK) modulation scheme to transmit the digital bitstream across the SiO_2 -based isolation barrier which supports up to 3750- V_{RMS} (CA-IS1200U) or 5000- V_{RMS} (CA-IS1200G) galvanic isolation between high- and low-voltage domain. The block diagram of an isolation channel is shown in Figure 9-2. As shown in Figure 9-3, the transmitter (TX) modulates the digital bitstream with a high-frequency carrier when the signal is HIGH while sends no signal



when the signal is LOW. The receiver (RX) demodulates the signal across the isolation barrier and reproduces the digital bitstream faithfully. The isolation channel adopts fully differential capacitive-coupled structure which is insensitive to common-mode transient noises, thus the CMTI performance can be maximized. This structure and related circuitry also provide low emissions and strong anti-interference capability from magnetic changes.




Figure 9-3 Conceptual Operation Waveforms of OOK Modulation Scheme

9.2.3 Fail-Safe Output

The CA-IS1200 devices have fail-safe output function which is activated in two conditions:


The high-side power supply is missing;

RXOUT

The common-mode input voltage V_{CM} exceeds the common-mode overvoltage threshold V_{CMOV}.

As shown in Figure 9-4 and Figure 9-5, the fail-safe output is a more negative differential output voltage which can be distinguished from the negative clipping output voltage. This function contributes to fault diagnostics and system safety.







10 Application and Implementation

10.1.1 Typical Application for Current Sensing




Figure 10-1 Typical Application for Current Sensing

The typical application for current sensing is shown in Figure 10-1. The CA-IS1200 device is used to amplify the voltage across the shunt resistor (R_{shunt}) and transmit it to the low-voltage side for control circuit to process. The differential input and the high CMTI of CA-IS1200 ensure the reliable and accurate measurement in the high-noise and high-power switching applications such as industrial motor drives. The voltage of R_{shunt} with respect to PGND varies from 0 V to the high voltage bus when switching, thus isolation is required. The CA-IS1200 devices support up to 3750- V_{RMS} (CA-IS1200U) or 5000- V_{RMS} (CA-IS1200G) galvanic isolation, making them suitable for these high-voltage industrial applications.

In a three-phase motor drive application, this circuit could be repeated three times and one for each phase in order to measure each phase current.

10.1.2 Choose Proper R_{shunt}

The value chosen of shunt resistor is a trade off between power dissipation and measuring accuracy. Small value resistors minimize power dissipation, while large value resistors take advantage of the full performance input range of the Sigma-Delta modulator.

Consider the following restrictions to choose proper value of the shunt resistor R_{shunt}:

- The voltage drop across R_{shunt} caused by the nominal measured current is within the linear differential input voltage range V_{FSR};
- The voltage drop across R_{shunt} caused by the maximum allowed current must not exceed the maximum input voltage before clipping output |V_{Clipping}|.

For best performance, place the shunt resistor close to the inputs of CA-IS1200 and keep the layout of both connections symmetrical. This ensures that any noises occurring at high side are coupled equally to the inputs and would be rejected as a common-mode signal. Kelvin connection is recommended between R_{shunt} and the inputs of CA-IS1200 to remove the impact from any voltage drops across the trace and leads.



10.1.3 Input Filter

The typical input bandwidth of CA-IS1200 is 1 MHz. A first-order passive RC low-pass filter could be placed between R_{shunt} and the inputs to narrow the input bandwidth. Choose $R_1 = R_2 = 10 \Omega$ and $C_1 = 20 nF$ could provide a cutoff frequency of approximately 400 kHz. R_1 and R_2 should be low-value enough compared to the input impedance of CA-IS1200 to reduce gain error.

10.1.4 Power Supply Recommendations

The high-side power supply of CA-IS1200 could be generated directly derived from the high-side gate drive power supply by utilizing a Zener diode (D_1) to produce a 3.3-V or 5-V ($\pm 10\%$) voltage. And a low-ESR decoupling capacitor of 0.1 μ F (C_2) is recommended to place as close as possible to the VDD1 pin of CA-IS1200. Additional 2.2- μ F capacitor (C_3) is recommended for better filtering to the high-side power-supply path.

Similarly, a 0.1- μ F decoupling capacitor (C_4) followed by an additional capacitor (C_5) from $2.2~\mu$ F to $10~\mu$ F should be placed as close as to the VDD2 pin of CA-IS1200 to filter the low-side power supply path.




Figure 10-2 Typical Application for Voltage Sensing

10.1.5 Output Filter

Another first-order passive RC low-pass filter could be placed between the outputs of CA-IS1200 and the ADC to satisfy the potential requirement for anti-aliasing filtering. The characteristics of this filter depends on the structure and sampling frequency of the ADC. Choose $R_4 = R_5 = 4.7 \text{ k}\Omega$ and $C_6 = 180 \text{ pF}$ could provide a cutoff frequency of approximately 94 kHz.

Shanghai Chipanalog Microelectronics Co., Ltd.

10.1.6 Error Analysis in Voltage Sensing

The CA-IS1200 devices may also be used in the applications of voltage sensing as shown in Figure 10-2. The resistors R_{11} , R_{21} and R_{31} make up the resistor divider to scale down the high voltage from bus. Typically, the value of R_{11} and R_{21} is much larger than R_{31} to keep the input voltage of CA-IS1200 within the specific range.

In CA-IS1200, resistors R_{41} and R_{51} (or R_{42} and R_{52}) are used to set the gain of front-end amplifier. The typical values are R_{41} = R_{42} = 12.5 k Ω and R_{51} = R_{52} = 50 k Ω . Resistors R_{61} and R_{62} are used to sense the common-mode voltage of the input in CA-IS1200. The typical values are R_{61} = R_{62} = 100 k Ω .

First, consider the situation in which R_{32} is not used. Additional gain error and offset would arise in these applications for CA-IS1200. On the one hand, the limited input impedance of CA-IS1200 is parallel with the external sensing resistor R_{31} , resulting in impedance change and thus additional gain error. On the other hand, the output common-mode voltage V_{CM} of the front-end differential amplifier in CA-IS1200 is biased to 1.875 V, which would generate bias current I_{INP} and I_{INN} flowing through the front-end resistor network. The bias current I_{INP} also flows through R_{31} while I_{INN} flows directly to PGND in the case of omitting R_{32} , which results in unbalance and thus additional offset.

To eliminate the effect of the bias current, resistor R_{32} equal to sensing resistor R_{31} is recommended to be added between VINN and PGND. The resistor R_{31} would bring in additional gain error E_{GA} and could be calculated as Eq. 1 describes.

$$E_{GA} = R_{31} / (R_{31} + R_{41})$$
 (Eq. 1)

To reduce the effect of this gain error, the value of R_{31} should be chosen much smaller compared to R_{41} . And this gain error could also be minimized by the system-level gain calibration.

10.1.7 Caution


Do not leave the inputs of CA-IS1200 floating. If the VINP and VINN are left floating, the input common-mode voltage would be pulled to a high level by internal bias, which could activate the fail-safe mode under certain power supply and may lead to system-level abnormal reaction (refer to Fail-Safe Output for detailed information).



11 Package Information


11.1 DUB8 Package

The figure below illustrates the package details for the CA-IS1200U isolated amplifier in an 8-pin DUB package. The values for the dimensions are shown in millimeters.



TOP VIEW


RECOMMENDED LAND PATTERN





11.2 Wide Body SOIC8 Package

The figure below illustrates the package details and the recommended land pattern details for the CA-IS1200G isolated amplifier in an 8-pin wide-body SOIC package. The values for the dimensions are shown in millimeters.



12 Soldering Information




Figure 12-1 Soldering Temperature Curve


Table 12-1 Soldering Temperature Parameters

Profile Feature	Pb-Free Soldering
Ramp-up rate ($T_L = 217^{\circ}C$ to peak T_P)	3°C/s max
Time t_s of preheat temp ($T_{smin} = 150$ °C to $T_{smax} = 200$ °C)	60~120 seconds
Time t _L to be maintained above 217°C	60~150 seconds
Peak temperature T _P	260°C
Time t _P within 5°C of actual peak temp	30 seconds max
Ramp-down rate (peak T_P to $T_L = 217$ °C)	6°C/s max
Time from 25°C to peak temperature T _P	8 minutes max




13 Tape and Reel Information

REEL DIMENSIONS




TAPE DIMENSIONS



Α0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



^{*}All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadran t
CA-IS1200U	DUB	U	8	800	330	24.4	10.90	9.60	4.30	16.00	24.00	Q1
CA-IS1200G	SOIC	G	8	1000	330	16.4	11.95	6.15	3.20	16.00	16.00	Q1



14 Important Notice

The above information is for reference only and is used to assist Chipanalog customers in design and development. Chipanalog reserves the right to change the above information due to technological innovation without prior notice.

Chipanalog products are all factory tested. The customers shall be responsible for self-assessment and determine whether it is applicable for their specific application. Chipanalog's authorization to use the resources is limited to the development of related applications that the Chipanalog products involved in. In addition, the resources shall not be copied or displayed. And Chipanalog shall not be liable for any claim, cost, and loss arising from the use of the resources.

Trademark Information

Chipanalog Inc. ®, Chipanalog® are trademarks or registered trademarks of Chipanalog.



http://www.chipanalog.com