

CA-IS2631HA High-performance, 2.5kV_{RMS} Reinforced Digital Isolators with Integrated high-efficiency, Low-emissions DC-DC Converter

1 Features

- Integrated High-efficiency DC-DC Converter withonchip Transformer
 - Regulated output options: 3.3 V or 5.0 V
 - Up to 500mW output power
 - Soft-start to limit inrush current and overshoot
 - Overload and short-circuit protection
 - Thermal shutdown
 - Low emissions
- Robust Galvanic Isolation of Digital Signals
 - High lifetime: > 40 years
 - Withstands 2.5kV_{RMS} for 60s
 - ±150 kV/μs typical CMTI
 - Schmitt trigger inputs
- Interfaces Directly with Most Micros and FPGAs
 - Data rate: DC to 50Mbps
 - 3V to 5.5V single supply operation (VDDP)
 - 2.5V to 5.5V Individual logic supply input (VDDL)
 - Default output *High* (VO1, VO3) and *Low* (VO2)
- Low propagation delay (25ns, typical)
- No Start-Up Initialization Required
- Small Package to Save PCB Area
 - LGA16 (4.65mm × 5.2mm)
- Wide operating temperature range: -40°C to 125°C
- Safety Regulatory Approvals (Pending)
 - VDE 0884-11 Reinforced Isolation
 - UL According to UL1577

2 Applications

- Industrial automation systems
- Motor control
- Medical equipment
- Power instruments and equipment
- Low pressure energy storage

3 General Description

The CA-IS2631HA integrated signal and power isolation device simplifies system design and reduces board area. This device is high-performance, triple-channel, unidirectional digital isolators with up to 2.5kV_{RMS} isolation rating and ultra-fast data rate. The integrated isolated DC-DC converter provides up to 500mW of isolated power and different output voltage configurations. Each isolation channel has a logic input and output buffer separated by capacitive silicon dioxide (SiO₂) insulation barrier, the integrated Schmitt trigger on each input provide excellent noise immunity. With these advanced features, the CA-IS2631HA digital isolator offers high electromagnetic immunity and low emissions while isolating different ground domains and block high-voltage/high-current transients from sensitive or human interface circuitry.

The CA-IS2631HA has 2 forward and 1 reverse-direction channels. It comes with enable control pin which can be used to put the driver output in high-impedance for the multi-master driving applications. The CA-IS2631HA also features different default outputs. When the input is either not powered or is open-circuit, the default output is high for driver output VO1/VO3 and low for driver output VO2.

The CA-IS2631HA is specified over the -40°C to +125°C operating temperature range and is available in LGA16 small package.

Device Information

PART NUMBER	PACKAGE	BODY SIZE(NOM)
CA-IS2631HA	LGA16	4.65mm × 5.2mm





Simplified Functional Diagram

4 Ordering Information

Table 4-1. Ordering Information

Ordering Part Number	Number of Inputs Primary-side (Side A)	Number of Inputs Secondary side (Side B)	Default Output	Isolation Rating (kV)	Package
CA-IS2631HA	2	1	VO1, VO3: high VO2: low	2.5	LGA16



Table of Contents

1	Features	5	1
2	Applicat	ions	1
3	General	Description	1
4	Ordering	g Information	2
5	Revision	History	3
6	Pin Conf	iguration and Functions	4
7	Specifica	ntions	5
	7.1	Absolute Maximum Ratings ^{1, 2}	5
	7.2	ESD Ratings	5
	7.3	Recommended Operating Conditions	5
	7.4	Thermal Information	5
	7.5	Power Rating	5
	7.6	Insulation Specifications	6
	7.7	Safety-Related Certifications	7
	7.8	Electrical Characteristics	8
	7.9	Power Supply Characteristics	8
	7.9.1	5V Input, 5V Output	8
	7.9.2	5V Input, 3.3V Output	9
	7.9.3	3.3V Input, 3.3V Output	9

	7.10	Timing Characteristics	10
	7.10.2	L 5V Input, 5V Output	10
	7.10.2	2 5V Input, 3.3V Output	10
	7.10.3	3 3.3V Input, 3.3V Output	10
8	Paramet	er Measurement Information	15
9	Detailed	Description	16
	9.1	Overview	16
	9.2	Functional Block Diagram	16
	9.3	Undervoltage Lockout	17
	9.4	Thermal shutdown	17
	9.5	Isolated Supply Output	18
10	Applicat	ion and Implementation	19
	10.1	Typical Application Circuit	19
	10.2	PCB Layout Guidelines	20
11	Package	Information	21
12	Solderin	g Temperature (reflow) Profile	22
13	Tape and	Reel Information	23
14	Importa	nt Statement	24

5 Revision History

Revision Number	Description	Page Changed
Version 1.00	N/A	N/A

6 Pin Configuration and Functions



Figure 6-1. CA-IS2631HA pin configuration

Table 6-1. CA-IS2631H	A Pin Descri	ption and	Functions
-----------------------	--------------	-----------	-----------

Name	CA-IS2631HA Pin #	Туре	Description	
VO1	1	Logic output	Digital output 1 on primary-side (side A), VO1 is the logic output for the VI1 input on secondary side (side B), default output high.	
			Enable control input for driver output VO1 on side A, active low. Drive $\overline{\text{EN1}}$ high to	
EN1 2		Logic input	put VO1 in high-impedance; Connect EN1 to GNDA if not used. See Table 9-3 for more details.	
VI2	3	Logic input	Digital input 2 on side A, corresponds to logic output 2 on secondary side (side B).	
VI3	4	Logic input	Digital input 3 on side A, corresponds to logic output 3 on secondary side (side B).	
GNDA	5, 8	Ground	Ground reference for side A.	
חססע	e.	Supply	Power supply input for side A. Bypass to GNDA with 10µF 0.1µF capacitors. The	
VDDP	VDDP 6 Supply		capacitor should be placed as close as possible to this pin.	
וחחע	7	Supply	Logic-supply input. V_{DDL} is the logic supply voltage for side-A input/output. Bypass	
VDDL	,	зарріу	to GNDA with a 1μ F capacitor.	
GNDB	9, 12	Ground	Ground reference for side B.	
			Power supply input for secondary side. Connect this pin to $VISO_{OUT}$ externally on	
VISO _{IN} 10		Output voltage	PCB. Bypass VISO _{IN} to GNDB with a 1μ F ceramic capacitor as close as possible to	
			VISO _{IN} pin.	
VISOout	11	Output voltage	Output of the isolated DC-DC converter. Bypass to GNDB with 10μ F 0.1 μ F	
100001		output tohtage	capacitors. The capacitor should be placed as close as possible to this pin.	
VI1	13	Logic input	Digital input 1 on side B, corresponds to logic output 2 on side A.	
V03	14		Digital output 3 on side B, VO3 is the logic output for the VI3 input on side A,	
105	14		default output high.	
V02	15	Logic output	Digital output 2 on side B, VO2 is the logic output for the VI2 input on side A,	
102	15		default output low.	
			VISO _{OUT} output selection pin,	
SEL	16	Logic input	$VISO_{OUT} = 5 V$, when SEL is connected to $VISO_{IN}$.	
022		20810 11941	VISO _{OUT} = 3.3 V, when SEL is connected to GNDB.	
			Don't leave this pin float, see Table 9-2 for more detail.	



7 Specifications

7.1 Absolute Maximum Ratings^{1, 2}

		MIN	MAX	UNIT
VDDP, VDDL	Supply voltage	-0.5	6.0	V
VISO _{OUT} , VISO _{IN}	Isolated supply voltage	-0.5	6.0	V
V _{IN}	Voltage at VIx, SEL pins	-0.5	V _{DDI} + 0.5 ³	V
lo	Output current	-20	20	mA
TJ	Junction temperature		150	°C
T _{STG}	Storage temperature	-65	150	°C

Notes:

1. The stresses listed under "Absolute Maximum Ratings" are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.

- 2. All voltage values are with respect to the local ground terminal (GNDA or GNDB) and are peak voltage values.
- 3. Maximum voltage must not be exceed 6 V, V_{DDI} is the voltage on the same side as the pin.

7.2 ESD Ratings

			VALUE	UNIT
V _{ESD} Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ¹	±4000	V	
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ²	±2000	v	

7.3 Recommended Operating Conditions

	PARAMETER	MIN	ТҮР	MAX	UNIT
VDDP	Primary side supply Voltage	3		5.5	V
VDDL	Logic supply	2.5		5.5	V
I _{OH}	Low-level Output Current	-4			mA
I _{OL}	Low-level Output Current			4	mA
DR	Data Rate	0		50	Mbps
T _A	Ambient Temperature	-40	25	125	°C

7.4 Thermal Information

	THERMAL METRIC	LGA16	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	TBD	°C/W

7.5 Power Rating

	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ	MAX	UNIT
PD	Maximum Power Dissipation	VDDP = VDDL = 5.5V, VISO $_{OUT}$ = 5V, I _{ISO} = 100mA, all				
		the input signal is 50Mbps with 50% duty circle			1	W
		square and $C_L = 15 pF$.				

CA-IS2631HA

Version 1.00, 2023/07/05

Shanghai Chipanalog Microelectronics Co., Ltd.

PARAMETRVALUE AWALUE ACLRExternal clearanceShortest terminal-to-terminal distance through air3.45mmCPGExternal creepageShortest terminal-to-terminal distance across the package surface3.45mmDTIDistance through the insulationMinimum internal guinternal clearance)18 μ mCTIComparative tracking indexDIN EN 60112 (VDE 0303-11); IEC 60112>400VMaterial groupAccording to IEC 60664-1IIIIOvervoltage category per IEC 60664-1Rated mains voltage \leq 300 V _{RMS} I-IVRated mains voltage \leq 400 V _{RMS} I-IIIDIN V DE V 0884-11:2017-01*Kated mains voltage \leq 600 V _{RMS} I-IIIViorMMMaximum repetitive peak isolation voltageAC voltage (bipolar)566V _{PK} ViorMMMaximum transient isolation voltageAC voltage (bipolar)566V _{DC} ViorMMaximum surge isolation voltageViorM, t = 6 0 s (qualification); VrEst = 1.2 × ViorM, t = 1 s (100% production)5000V _{PK} ViorSMMaximum surge isolation voltage2Test method per IEC 60065, 1.2/50 µs waveform, VrEst = 1.6 × ViorM, t = 1 s (100% production)5000V _{PK}	7.6	Insulation Specifications			
CLRExternal clearanceShortest terminal-to-terminal distance through air3.45mmCPGExternal creepageShortest terminal-to-terminal distance across the package surface3.45mmDTIDistance through the insulationMinimum internal gap (internal clearance)18 μ mCTIComparative tracking indexDIN EN 60112 (VDE 0303-11); IEC 60112>400VMaterial groupAccording to IEC 60664-1IIIIOvervoltage category per IEC 60664-1Rated mains voltage $\leq 300 V_{RMS}$ I-IVRated mains voltage $\leq 400 V_{RMS}$ I-IIIDIN V VDE V 0884-11:2017-01 ¹ Rated mains voltage $\leq 600 V_{RMS}$ I-IIIVIORMMaximum repetitive peak isolation voltageAC voltage (bipolar) 566 V_{PK} VIOWMMaximum transient isolation voltageVrest = Vrottage 566 V_{DC} VIOTMMaximum surge isolation voltage ² Test method per IEC 60065, 1.2/50 µs waveform, $V_{TEST} = 1.6 \times V_{IOSM}$ (qualification) 5000 V_{PK} VIOSMMaximum surge isolation voltage ² Test method per IEC 60065, 1.2/50 µs waveform, $V_{TEST} = 1.6 \times V_{IOSM}$ (qualification) 5000 V_{PK}		PARAMETR	TEST CONDITIONS		UNIT
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	CLR	External clearance	Shortest terminal-to-terminal distance through air	3.45	mm
DTIDistance through the insulationMinimum internal gap (internal clearance)18 μ mCTIComparative tracking indexDIN EN 60112 (VDE 0303-11); IEC 60112>400VMaterial groupAccording to IEC 60664-1IIRated mains voltage $\leq 300 V_{RMS}$ Overvoltage category per IEC 60664-1Rated mains voltage $\leq 400 V_{RMS}$ DIN V VDE V 0884-11:2017-01 ¹ Rated mains voltage $\leq 600 V_{RMS}$ I-IIIVIORMMaximum repetitive peak isolation voltageVIORMMaximum working isolation voltageAC voltage (bipolar)566VPKVIOWMMaximum transient isolation voltageAC voltage: Time dependent dielectric breakdown (TDDB) Test400VRMSVIOTMMaximum surge isolation voltageVTEST = VIOTM, t = 60 s (qualification); VTEST = 1.2 × VIOTM, t = 1 s (100% production)3535VPKVIOSMMaximum surge isolation voltage2Test method per IEC 60065, 1.2/50 µs waveform, VTEST = 1.6 × VIOSM (qualification)5000VPKWethod a, a fare fine input/output safety test subgroup 2/3, V V TEST = 1.6 × VIOSM (qualification)500VPK	CPG	External creepage	Shortest terminal-to-terminal distance across the package surface		mm
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DTI	Distance through the insulation	Minimum internal gap (internal clearance)	18	μm
Material groupAccording to IEC 60664-1IIOvervoltage category per IEC 60664-1Rated mains voltage $\leq 300 V_{RMS}$ I-IVRated mains voltage $\leq 400 V_{RMS}$ I-IVRated mains voltage $\leq 400 V_{RMS}$ I-IVRated mains voltage $\leq 600 V_{RMS}$ I-IIIDIN V VDE V 0884-11:2017-01 ¹ VIORMMaximum repetitive peak isolation voltageAC voltage (bipolar)VIORMMaximum working isolation voltageAC voltage (bipolar)566VIOWMMaximum transient isolation voltageVortage (bipolar)566VIOTMMaximum transient isolation voltageVIEST = VIOTM, t = 60 s (qualification); VTEST = 1.2 × VIOTM, t = 1 s (100% production)3535VPKVIOSMMaximum surge isolation voltage2Test method per IEC 60065, 1.2/50 µs waveform, VTEST = 1.6 × VIOSM (qualification); VTEST = 1.6 × VIOSM (qualification)5000VPK	CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>400	V
$\begin{tabular}{ c c c c c } \hline V_{PK} & $Rated mains voltage $$ 300 V_{RMS}$ & $I-IV$ \\ \hline $Rated mains voltage $$ 400 V_{RMS}$ & $I-IV$ \\ \hline $Rated mains voltage $$ 400 V_{RMS}$ & $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline $Rated mains voltage $$ 600 V_{RMS}$ & $I-III$ \\ \hline $I-IV$ \\ \hline$		Material group	According to IEC 60664-1		
Overvoltage category per IEC 60664-1Rated mains voltage $\leq 400 \ V_{RMS}$ I-IVRated mains voltage $\leq 600 \ V_{RMS}$ I-IVDIN V VDE V 0884-11:2017-01 ¹ VIORM Maximum repetitive peak isolation voltageAC voltage (bipolar)566V _{PK} VIORMMaximum working isolation voltageAC voltage (bipolar)566V _{PK} VIOWMMaximum working isolation voltageVIOTM, t = 60 s (qualification); VIEST = 1.2 × VIOTM, t = 1 s (100% production)3535V _{PK} VIOSMMaximum surge isolation voltage2Test method per IEC 60065, 1.2/50 µs waveform, VIEST = 1.6 × VIOSM (qualification)5000V _{PK}			Rated mains voltage ≤ 300 V _{RMS}	I-IV	
Rated mains voltage $\leq 600 V_{RMS}$ I-IIIDIN V VDE V 0884-11:2017-011VIORMMaximum repetitive peak isolation voltageAC voltage (bipolar)566 V_{PK} V_{IOWM} Maximum working isolation voltageAC voltage; Time dependent dielectric breakdown (TDDB) Test400 V_{RMS} V_{IOWM} Maximum transient isolation voltageDC voltage566 V_{DC} V_{IOTM} Maximum transient isolation voltage $V_{TEST} = V_{IOTM}$, t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$, t = 1 s (100% production)3535 V_{PK} V_{IOSM} Maximum surge isolation voltage ² Test method per IEC 60065, 1.2/50 µs waveform, $V_{TEST} = 1.6 \times V_{IOSM}$ (qualification)5000 V_{PK}	l	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 400 V _{RMS}	I-IV	
DIN V VDE V 0884-11:2017-011 V_{IORM} Maximum repetitive peak isolation voltageAC voltage (bipolar)566 V_{PK} V_{IOWM} Maximum working isolation voltageAC voltage; Time dependent dielectric breakdown (TDDB) Test400 V_{RMS} V_{IOWM} Maximum transient isolation voltage $V_{TEST} = V_{IOTM}$, t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$, t = 1 s (100% production)3535 V_{PK} V_{IOSM} Maximum surge isolation voltage2Test method per IEC 60065, 1.2/50 µs waveform, $V_{TEST} = 1.6 \times V_{IOSM}$ (qualification)5000 V_{PK}	l		Rated mains voltage ≤ 600 V _{RMS}	1-111	
$ \begin{array}{c} V_{\text{IORM}} & \text{Maximum repetitive peak isolation voltage} & \text{AC voltage (bipolar)} & 566 & V_{\text{PK}} \\ \hline V_{\text{IOWM}} & \text{Maximum working isolation voltage} & \begin{array}{c} \text{AC voltage; Time dependent dielectric breakdown (TDDB) Test} & 400 & V_{\text{RMS}} \\ \hline DC \text{ voltage} & 566 & V_{\text{DC}} \\ \hline DC \text{ voltage} & 566 & V_{\text{DC}} \\ \hline V_{\text{IOTM}} & \text{Maximum transient isolation voltage} & \begin{array}{c} V_{\text{TEST}} = V_{\text{IOTM}}, \\ t = 60 \text{ s (qualification);} \\ V_{\text{TEST}} = 1.2 \times V_{\text{IOTM}}, \\ t = 1 \text{ s (100\% production)} \\ \hline \end{array} & \begin{array}{c} 3535 \\ V_{\text{PK}} \\ \end{array} & \begin{array}{c} 3535 \\ V_{\text{PK}} \\ \end{array} & \begin{array}{c} V_{\text{PK}} \\ \end{array} & \begin{array}{c} V_{\text{IOSM}} \\ V_{\text{IOSM}} & \text{Maximum surge isolation voltage}^2 \\ \end{array} & \begin{array}{c} Test \text{ method per IEC 60065, 1.2/50 } \mu \text{s waveform,} \\ V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} (qualification) \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 1.6 \times V_{\text{IOSM}} (qualification) \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 1.6 \times V_{\text{IOSM}} (qualification) \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.5 \\ V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text{VEST}} = 0.6 \text{ s} \\ \end{array} & \begin{array}{c} V_{\text$	DIN V VD	E V 0884-11:2017-01 ¹			
$ \begin{array}{c} V_{\text{IOWM}} & \text{Maximum working isolation voltage} & \begin{array}{c} AC \ \text{voltage; Time dependent dielectric breakdown (TDDB) Test} & \begin{array}{c} 400 & V_{\text{RMS}} \\ \hline DC \ \text{voltage} & 566 & V_{\text{DC}} \\ \hline DC \ \text{voltage} & 566 & V_{\text{DC}} \\ \hline V_{\text{TEST}} = V_{\text{IOTM}}, & \\ t = 60 \ \text{s} \ (\text{qualification}); & \\ V_{\text{TEST}} = 1.2 \times V_{\text{IOTM}}, & \\ t = 1 \ \text{s} \ (100\% \ \text{production}) & \\ \hline V_{\text{TEST}} = 1.2 \times V_{\text{IOTM}}, & \\ t = 1 \ \text{s} \ (100\% \ \text{production}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (\text{qualification}) & \\ \hline V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \ (qualifi$	VIORM	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	566	V _{PK}
VIOWMMaximum working isolation voltageDC voltage566 V_{DC} V_{IOTM} Maximum transient isolation voltage $V_{TEST} = V_{IOTM},$ t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM},$ t = 1 s (100% production)3535 V_{PK} V_{IOSM} Maximum surge isolation voltage2Test method per IEC 60065, 1.2/50 µs waveform, $V_{TEST} = 1.6 \times V_{IOSM}$ (qualification)5000 V_{PK} V_{IOSM} Method a, after input/output safety test subgroup 2/3, $V_{ICSM} = 1.6 \times V_{IOSM}$ $V_{ICSM} = 1.6 \times V_{IOSM}$ $V_{ICSM} = 1.6 \times V_{IOSM}$	V.	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) Test	400	V _{RMS}
VIOTMMaximum transient isolation voltage $V_{TEST} = V_{IOTM},$ t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM},$ t = 1 s (100% production)3535 V_{PK} V_{IOSM} Maximum surge isolation voltage2Test method per IEC 60065, 1.2/50 µs waveform, $V_{TEST} = 1.6 \times V_{IOSM}$ (qualification)5000 V_{PK} V_{IOSM} Method a, after input/output safety test subgroup 2/3, $V_{IOSM} = 1.6 \times V_{IOSM}$ V_{IOSM} V_{IOSM} V_{IOSM}	VIOWM	Maximum working isolation voltage	DC voltage	566	V _{DC}
VIOTMMaximum transient isolation voltaget = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$, t = 1 s (100% production)3535 V_{PK} VIOTMMaximum surge isolation voltage2Test method per IEC 60065, 1.2/50 µs waveform, $V_{TEST} = 1.6 \times V_{IOSM}$ (qualification)5000 V_{PK} Method a, after input/output safety test subgroup 2/3, $V_{VIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII$			V _{TEST} = V _{IOTM} ,		
VIDIMMaximum transient isolation voltageVTEST = $1.2 \times V_{IOTM}$, t = 1 s (100% production)SSSSVPKVIOSMMaximum surge isolation voltage2Test method per IEC 60065, 1.2/50 µs waveform, VTEST = $1.6 \times V_{IOSM}$ (qualification)S000VPKMethod a, after input/output safety test subgroup 2/3, VI = T v = f0 strVI = 50 strCF	VIOTM	Maximum transient isolation voltage	t = 60 s (qualification);	3535	Vor
t = 1 s (100% production) t = 1 s (100% production) V _{IOSM} Maximum surge isolation voltage ² Test method per IEC 60065, 1.2/50 μ s waveform, V _{TEST} = 1.6 × V _{IOSM} (qualification) 5000 V _{PK} Method a, after input/output safety test subgroup 2/3, Method a, after input/output safety test subgroup 2/3,	VIUTIVI	Waximum transient isolation voltage	$V_{\text{TEST}} = 1.2 \times V_{\text{IOTM}},$	5555	V PK
VIOSM Maximum surge isolation voltage ² Test method per IEC 60065, 1.2/50 µs waveform, VTEST = 1.6 × VIOSM (qualification) 5000 VPK Method a, after input/output safety test subgroup 2/3, Method a, after input/output safety test subgroup 2/3, 5000 VPK			t= 1 s (100% production)		
$V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \text{ (qualification)} $ $V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}} \text{ (qualification)} $ $Method a, after input/output safety test subgroup 2/3,$ $V_{\text{VEST}} = V_{\text{VEST}} = 60 \text{ st}$	Viora	Maximum surge isolation voltage ²	Test method per IEC 60065, 1.2/50 μs waveform,	5000	Vor
Method a, after input/output safety test subgroup 2/3,	• IUSIVI		$V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}}$ (qualification)	5000	• PK
	l		Method a, after input/output safety test subgroup 2/3,		
$v_{ini} = v_{IOTM}$, $t_{ini} = ov s$; ≤ 5	1		V _{ini} = V _{IOTM} , t _{ini} = 60 s;	≤5	
$V_{pd(m)} = 1.2 \times V_{IORM}, t_m = 10 \text{ s}$	1		$V_{pd(m)} = 1.2 \times V_{IORM}, t_m = 10 \text{ s}$		
Method a, after environmental tests subgroup 1,	1		Method a, after environmental tests subgroup 1,		
$V_{ini} = V_{IOTM}, t_{ini} = 60 s;$ ≤ 5	Ond	Apparent charge ³	V _{ini} = V _{IOTM} , t _{ini} = 60 s;	≤5	nC
$V_{pd(m)} = 1.6 \times V_{IORM}, t_m = 10 \text{ s}$	Aba		$V_{pd(m)} = 1.6 \times V_{IORM}, t_m = 10 s$		P 0
Method b1, at routine test (100% production) and preconditioning	l		Method b1, at routine test (100% production) and preconditioning		
(type test)	1		(type test)	≤5	
$V_{ini} = 1.2 \times V_{IOTM}$, $t_{ini} = 1$ s;	l		$V_{ini} = 1.2 \times V_{IOTM}$, $t_{ini} = 1$ s;		
$V_{pd(m)} = 1.875 \times V_{IORM}, t_m = 1 s$			$V_{pd(m)} = 1.875 \times V_{IORM}, t_m = 1 s$		
C_{IO} Barrier capacitance, input to output ⁴ $V_{IO} = 0.4 \times \sin(2\pi ft)$, f = 1 MHz ~3 pF	C _{IO}	Barrier capacitance, input to output ⁴	$V_{IO} = 0.4 \times \sin(2\pi ft), f = 1 MHz$	~3	pF
V _{IO} = 500 V, T _A = 25°C >10 ¹²	1		V _{IO} = 500 V, T _A = 25°C	>1012	
R_{IO} Isolation resistance $V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$ $>10^{11}$ Ω	R _{IO}	Isolation resistance	$V_{IO} = 500 \text{ V}, \ 100^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$	>1011	Ω
$V_{IO} = 500 \text{ V at } T_S = 150^{\circ} \text{C}$ >10 ⁹			V _{IO} = 500 V at T _S = 150°C	>109	
Pollution degree 2		Pollution degree		2	
	UL ²			ı – 1	
V _{ISO(max)} Maximum withstanding isolation voltage V _{TEST} = V _{ISO} , t = 60 s (qualification), 2500 V _{RMS}	V _{ISO(max})	Maximum withstanding isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}}$, t = 60 s (qualification),	2500	V _{RMS}
$V_{\text{TEST}} = 1.2 \times V_{\text{ISO}}$, t = 1 s (100% production)		5	$V_{\text{TEST}} = 1.2 \times V_{\text{ISO}}$, t = 1 s (100% production)		
Notes:	Notes:			- 11 1	
1. I his coupler is suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by	I. This				

2. Devices are immersed in oil during surge characterization test.

3. The characterization charge is discharging charge (pd) caused by partial discharge.

4. Capacitance and resistance are measured with all pins on field-side and logic-side tied together.



7.7 Safety-Related Certifications

VDE	UL
Certified according to DIN V VDE V 0884-11:2017-01	Certified according to UL 1577 Component
Basic insulation:	Recognition Program
Maximum transient isolation voltage: 3535V _{pk}	LGA16: 2500 VRMS;
Maximum repetitive peak isolation voltage: 566V _{pk}	
Maximum surge isolation voltage: 5000V _{pk}	
Certificate number: pending	Certificate number: pending

Electrical Characteristics 7.8

VDDP = VDDL, VISO_{OUT} = VISO_{IN}, T_A = -40 to 125°C, (over recommended operating conditions, unless otherwise specified).

Parameters	Test Conditions	Min	Тур	Max	Unit
VDDP _(UVLO+) V _{DDP} undervoltage threshold when		2.5	2.7	2.9	v
VDDP _(UVLO-) V _{DDP} undervoltage threshold when supply voltage is falling		2.1	2.3	2.5	v
V _{HYS(UVLO)} V _{DDP} undervoltage threshold hysteresis			0.4		V
VDDL _(UVLO+) V _{DDL} undervoltage threshold when supply voltage is rising		2.05	2.25	2.45	v
VDDL _(UVLO-) V _{DDL} undervoltage threshold when supply voltage is falling		1.9	2.1	2.3	V
V _{HYS(UVLO)} V _{DDL} undervoltage threshold hysteresis			0.15		V
V _{IH} Input high voltage		$0.7 \times V_{DDI}^{1}$			V
V _{IL} Input low voltage				$0.3 \times V_{\text{DDI}}^{1}$	V
V _{HYS} Input hysteresis			$0.1 \times V_{\text{DDI}}^{1}$		V
I _{IH} High-level input leakage current	V _{IH} = V _{DDI} ¹ @ VIx or SEL			20	μΑ
I _{IL} Low-level input leakage current	V _{IL} = 0V @ VIx or SEL	-20			μA
V _{OH} High-level output voltage	I _{OH} =-4mA, See Figure 8-1	$V_{DDO}^1 - 0.4$	$V_{DDO}^1 - 0.2$		V
V _{OL} Low-level output voltage	I _{OL} =4mA, See Figure 8-1		0.2	0.4	V
CMTI Common-mode transient immunity	$V_{I} = V_{DDI}^{1}$ or 0V, V_{CM} =1000V, see Figure 8-2	100	150		kV/μs
Note: Vos: = input side supply: Vose = output side supply					

Power Supply Characteristics 7.9

7.9.1 5V Input, 5V Output

VDDP = VDDL, VISO_{OUT} = VISO_{IN}, T_A = -40 to 125°C, (over recommended operating conditions, unless otherwise specified).

	Parameters	Test Conditions	Min.	Тур.	Max.	Unit
VISO _{OUT}	Isolated supply voltage	I _{ISO} = 0 to 80mA	4.67	5.07	5.43	V
I _{ISO}	Maximum load current ¹	Data-rate of each channel: DR<1Mbps	80	100		mA
VISO _(LINE)	DC line regulation	I _{ISO} =40mA, V _{DD} =4.5V to 5.5V		2		mV/V
VISO(LOAD)	DC load regulation	I _{ISO} =0 to 80mA		0.4		%
EFF	Efficiency@maximum load current	$I_{ISO} = 80 \text{mA}, C_{LOAD} = 0.1 \mu\text{F} 10 \mu\text{F};$ $V_1 = 0 \text{V}$ 51			%	
Iscc_sc	VISO supply current	VISO shorted to GNDB		50	75	mA
VISO(RIP)	Output ripple on isolated supply(pk-pk)			60		mV
I _{DD}	Supply current	No load, V _I = 0V		10	15	
		No load, $V_1 = V_{DD1}^2$		8	12	
		Apply 1MHz, 50% duty cycle square wave at each input, $C_L = 15pF$, no external load.		9	14	
		Apply 10MHz, 50% duty cycle square wave at each input, $C_L = 15pF$, no external load.		11	18	mA
		Apply 50MHz, 50% duty cycle square wave at each input, $C_L = 15pF$, no external load.		20	30	

notes.

1.	The maximum VISO output current will be decreased with the data rate increased ta each isolation channel. Also, the available output
	current will be reduced when $T_A > 85^{\circ}C$.

2. V_{DDI} = input side supply.



7.9.2 5V Input, 3.3V Output

VDDP = VDDL, VISO_{OUT} = VISO_{IN}, T_A = -40 to 125°C, (over recommended operating conditions, unless otherwise specified).

Parameters		Test Conditions	Min.	Тур.	Max.	Unit
VISO	Isolated supply voltage	I _{ISO} = 0 to 100mA	3.09	3.34	3.59	V
I _{ISO}	Maximum load current ¹	Data-rate of each channel: DR<1Mbps	100	120		mA
VISO _(LINE)	DC line regulation	I _{ISO} =50mA, V _{DD} =4.5V to 5.5V		2		mV/V
VISO _(LOAD)	DC load regulation	I _{ISO} =0 to 100mA		0.8		%
EFF	Efficiency@maximum load current	$I_{ISO} = 100 \text{mA}, C_{LOAD} = 0.1 \mu\text{F} 10 \mu\text{F};$ $V_I = 0 V$	$I_{ISO} = 100 \text{mA}, C_{LOAD} = 0.1 \mu\text{F} 10 \mu\text{F};$ $V_I = 0 \text{V}$ 41			%
I _{scc_sc}	VISO supply current	VISO shorted to GNDB		50	75	mA
VISO(RIP)	Output ripple on isolated supply(pk-pk)			50		mV
I _{DD}	Supply current	No load, V _I = 0V		9	14	
		No load, $V_1 = V_{DD1}^2$		7	11	
		Apply 1MHz, 50% duty cycle square wave at each input, $C_L = 15pF$, no external load.		8	12	
		Apply 10MHz, 50% duty cycle square wave at each input, $C_L = 15pF$, no external load.		10	15	mA
		Apply 50MHz, 50% duty cycle square wave at each input, $C_L = 15$ pF, no external load.		15	23	

Notes:

1. The maximum $VISO_{OUT}$ output current will be decreased with the data rate increased ta each isolation channel. Also, the available output current will be reduced when $T_A > 85^{\circ}C$.

2. V_{DDI} = input side supply.

7.9.3 3.3V Input, 3.3V Output

VDDP = VDDL, VISO_{OUT} = VISO_{IN}, T_A = -40 to 125°C, (over recommended operating conditions, unless otherwise specified).

	Parameters	Test Conditions	Min.	Тур.	Max.	Unit
VISO	Isolated supply voltage	I _{ISO} = 0 to 40mA	0 to 40mA 3.09 3.34 3.59		3.59	V
I _{ISO}	Maximum load current ¹	Data-rate of each channel: DR<1Mbps	40	60		mA
VISO(LINE)	DC line regulation	I _{ISO} = 20mA, V _{DD} =3.0V to 3.6V		2		mV/V
VISO(LOAD)	DC load regulation	I _{ISO} =0 to 40mA		1		%
EFF	Efficiency@maximum load current	$I_{ISO} = 50 \text{mA}, C_{LOAD} = 0.1 \mu\text{F} 10 \mu\text{F};$ $V_1 = 0 \text{V}$	50mA,C _{LOAD} = 0.1μF 10μF; 47			%
I _{SCC_SC}	VISO supply current	VISO shorted to GNDB		36	54	mA
VISO(RIP)	Output ripple on isolated supply(pk-pk)			45		mV
		No load, V ₁ = 0V		10	15	
		No load, $V_1 = V_{DD1}^2$		8	12	
		Apply 1MHz, 50% duty cycle square				
		wave at each input, $C_L = 15 pF$, no		9	14	
		external load.				
I _{DD}	Supply current	Apply 10MHz, 50% duty cycle square				mA
		wave at each input, $C_L = 15 pF$, no		10	15	
		external load.				
		Apply 50MHz, 50% duty cycle square				
		wave at each input, $C_L = 15 pF$, no		17	24	
		external load.				

Notes:

1. The maximum VISO_{OUT} output current will be decreased with the data rate increased ta each isolation channel. Also, the available output current will be reduced when $T_A > 85^{\circ}C$.

2. V_{DDI} = input side supply.

7.10 Timing Characteristics

7.10.1 5V Input, 5V Output

VDDP = VDDL, VISO_{OUT} = VISO_{IN}, T_A = -40 to 125°C, (over recommended operating conditions, unless otherwise specified).

	Parameters	Test Conditions	Min	Тур.	Max	Unit		
DR	Data rate		0		50	Mbps		
t _{PLH} , t _{PHL}	Propagation Delay Time	Soo Eiguro 9.1		25	40	ns		
PWD	Pulse Width Distortion t _{PLH} - t _{PHL}	- See Figure 8-1		3	10	ns		
t _{sk}	Channel-to-channel Output Skew Time ¹			3	8	ns		
t _r	Output Signal Rise Time	Soo Eiguro 9 1		1.6	4.0	ns		
t _f	Output Signal Fall Time	See Figure 8-1		1.6	4.0	ns		
Note:								
1. t _{sk} is the s	1. t _{sk} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction							

while driving identical loads.

7.10.2 5V Input, 3.3V Output

VDDP = VDDL, VISO_{OUT} = VISO_{IN}, T_A = -40 to 125°C, (over recommended operating conditions, unless otherwise specified).

	Parameters	Test Conditions	Min	Тур.	Max	Unit
DR	Data rate		0		50	Mbps
t _{PLH} , t _{PHL}	Propagation Delay Time	See Eigure 8-1		25	40	ns
PWD	Pulse Width Distortion t _{PLH} - t _{PHL}			3	10	ns
t _{sk}	Channel-to-channel Output Skew Time ¹			3	8	ns
tr	Output Signal Rise Time	Soo Eiguro 8 1		1.6	4.0	ns
t _f	Output Signal Fall Time	See Figure 8-1		1.6	4.0	ns
Note:						

tsk is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same 1. direction while driving identical loads.

7.10.3 3.3V Input, 3.3V Output

VDDP = VDDL, VISO_{OUT} = VISO_{IN}, T_A = -40 to 125°C, (over recommended operating conditions, unless otherwise specified).

	Parameters	Test Conditions	Min	Тур.	Max	Unit
DR	Data rate		0		50	Mbps
t _{PLH} , t _{PHL}	Propagation Delay Time	Soo Eiguro 8 1		25	40	ns
PWD	Pulse Width Distortion t _{PLH} - t _{PHL}	See Figure 8-1		3	10	ns
t _{sk}	Channel-to-channel Output Skew Time ¹			3	8	ns
tr	Output Signal Rise Time	Soo Eiguro 8 1		1.6	4.0	ns
t _f	Output Signal Fall Time	See Figure 8-1		1.6	4.0	ns
Noto						

Note

1. t_{sk} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.







CA-IS2631HA Version 1.00, 2023/07/05

Shanghai Chipanalog Microelectronics Co., Ltd.





CA-IS2631HA Version 1.00, 2023/07/05

30.0m 0.0 V_{ISO} V_{ISO} 20mV/div 20mV/div 80mA 100mA/div 100mA/div I_{ISO} IISC 8mA 5us/div 200us/div Figure 8.11-12 Figure 8.11-13 VDD= 5V, VISO_{OUT} = 5V, R_L = NC between A and B VDD = 5V, VISO_{OUT} = 5V, R_L = NC between A and B V_{ISO} ripple voltage@ 80mA load current: 66mV 8 mA to 80mA load transient response; VISO ripple voltage (pick to pick): 80mV 60.0 V_{ISO} 20mV/div 50mA 100mA/div 100mA/div 50mA I_{ISO} 4mA 8000 -4 000 400 0.0 400 4mA 200us/div Figure 8.11-14 Figure 8.11-15 VDD= 5V, VISO_{OUT} = 3.3V, R_L = NC between A and B VDD = 5V, VISO_{OUT} = 3.3V, R_L = NC between A and B V_{ISO} ripple voltage@ 50mA load current: 55mV 4 mA to 50mA load transient response; V_{ISO} ripple voltage (pick to pick): 70mV so.o, V_{ISO} 20mV/div 40mA 100mA/div 50mA/div 40mA I_{ISO} 4mA -10.00 0.0 8.60 9.40% 9.80% 10 0. 5us/div 200us/div Figure 8.11-17 Figure 8.11-18 VDD= 3.3V, VISO_{OUT} = 3.3V, R_L = NC between A and B VDD = 3.3V, VISO_{OUT} = 3.3V, R_L = NC between A and B V_{ISO} ripple voltage@ 40mA load current: 45mV 4 mA to 40mA load transient response; V_{ISO} ripple voltage (pick to pick): 50mV

CA-IS2631HA Version 1.00, 2023/07/05

Shanghai Chipanalog Microelectronics Co., Ltd.





8 Parameter Measurement Information



Notes:

1. A square wave generator provide V_{IN} input signal with characteristics of frequency ≤ 100 kHz, 50% duty cycle, tr ≤ 3 ns, t_f ≤ 3 ns, Zout = 50 Ω . At the input, 50 Ω resistor is required to terminate input generator signal. It is not needed in actual application.

2. C_L = 15pF, includes external circuit (instrumentation and fixture etc.) capacitance. Since the load capacitance influence the output rising time, it's a key factor in the timing characteristic measurement.

Figure 8-1. Timing Characteristics Test Circuit and Voltage Waveforms



Notes:

- The High Voltage Surge Generator generates repetitive high voltage surges with > 1.5kV amplitude, rise time <10ns and fall time <10ns, to reach common-mode transient noise with > 150kV/μs slew rate.
- 2. C_L = 15pF and includes external circuit (instrumentation and fixture etc.) capacitance.
- 3. Pass-fail criteria: the output must remain stable.
- 4. C_{BP} (0.1 ~ 1uF) is bypass capacitance.

Figure 8-2. Common-Mode Transient Immunity Test Circuit

9 Detailed Description

9.1 Overview

The CA-IS2631HA device integrates most of the components needed for digital isolation application, a high-efficiency, low-emissions isolated DC-DC converter with internal transformer and high-speed isolated data channels, into a single compact LGA16 package. This results an efficient and compact fully integrated solution that complies with EMI requirements and makes system level design as easy as possible.

The CA-IS2631HA device offers triple-channel digital galvanic isolators using Chipanalog's full differential capacitive isolation technology. This device has an ON-OFF keying (OOK) modulation scheme to transfer digital signals across the SiO₂ based isolation barrier between circuits with different power domains. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the another digital state. The receiver demodulates the signal and recovery input signal at output through a buffer stage. With this OOK architecture, the CA-IS2631HA device builds a robust data transmission path between different power domains, without any special start-up initialization requirements. This digital isolator also incorporate advanced full differential techniques to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and I/O buffer switching.

The internal DC-DC converter uses switched mode operation and proprietary PWM feedback circuit techniques to provide high efficiency and low radiated emissions. Undervoltage lockout (UVLO) with hysteresis is integrated on the VDDP and VDDL supplies which ensures robust system performance under noisy conditions. An integrated soft-start mechanism ensures controlled inrush current and avoids any overshoot on the output during power-up.



9.2 Functional Block Diagram

Figure 9-1. Functional Block Diagram of CA-IS2631HA





Figure 9-2. Functional Block Diagram of a Single Channel



Figure 9-3. Operation Waveforms of a Single Channel

9.3 Undervoltage Lockout

The CA-IS2631HA has undervoltage detection on both VDDP and VDDL supply terminals, that place the driver outputs to high-impedance once an undervoltage condition is detected at VDDP or VDDL. See Table 9-1 for more detail.

VDDP	VDDL	Output on Primary-side (side A)	VISO _{OUT}	Output on Secondary side (side B)			
PD	PD	High Impedance	No Output	High Impedance			
PD	PU	Normal operation	No Output	High Impedance			
PU	PD	High Impedance	No Output	High Impedance			
PU	PU	Normal operation	Normal Output	Normal operation			
Notes:							
1. X = don	1. X = don't care.						
2. PU = pc	 PU = power up (PU = VDDP ≥ VDDP_(UVLO+) and VDDL ≥ VDDL_(UVLO+); PD = power down (VDDP < VDDP_(UVLO-) and VDDL < 						
VDDL _{(U}	VDDL _(UVLO-) .						

Table 9-1. CA-IS2631HA driver output @ different power supplu status

9.4 Thermal shutdown

If the junction temperature of the CA-IS2631HA device exceeds the thermal shutdown threshold $T_{J(shutdown)}$ (180°C, typ.),output Voltage VISO_{OUT} shutdown. The shutdown condition is cleared when the junction temperature drops to normal operation temperature range (< 160°C, typ.) of the device.

Isolated Supply Output 9.5

The integrated isolated DC-DC converter based on PWM control structure provides up to 500mW of isolated power and different output voltage configurations. The VDDP supply is provided to the primary of power controller that switches the power stage connected to the integrated high-Q transformer. The output voltage VISO_{OUT} is monitored and a PWM signal based on feedback information is conveyed to the supply primary side through a dedicated isolation channel, the PWM duty cycle of the primary switching stage is adjusted accordingly. Power is transferred to the secondary side of transformer, internal rectified and regulated to either 3.3 V or 5 V, depending on the SEL pin status, see Table 9-2 for the supply configurations of CA-IS2631HA device. Note that the value of I_{ISO} in Electrical Characteristics is the typical output current at +25°C. With the increase of temperature, especially when the temperature exceeds +85°C, the maximum load current will be decreased.

Table 9-2. Supply Configuration¹

Supply Voltage VDDP (V)	SEL ²	VISO _{OUT} 、VISO _{IN} (V)
4.5~5.5	Shorted to VISO _{IN}	5
4.5~5.5	Shorted to GNDB	3.3
3.0~3.6	Shorted to GNDB	3.3
Notes:	·	•

1. VDDP = 3.3 V, SEL shorted to VISO_{OUT} (essentially V_{ISO} = 5 V) is not recommended.

2. The SEL pin has a weak pull-down internally. However, for V_{ISO} = 3.3 V, the SEL pin should be connected to the GNDB externally, especially in the noisy system.

3. Connect SEL pin to a fixed state (GNDB or VISO_{IN}) before the device power up. Do not change SEL pin state during power on.



10 Application and Implementation

10.1 Typical Application Circuit

The CA-IS2631HA isolation IC provides complete galvanic isolation between two power domains, protecting circuits from high common-mode transients and faults, eliminating ground loops. In many applications, digital isolators are replacing optocouplers because they can reduce the power requirements and take up less board space while offering the same isolation capability. Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the CA-IS2631HA device integrated both signal and power isolation, only require few external bypass capacitors to operate, and save an external isolated power supply on the secondary side (side B), help designers to simplify system-level design and reduces board area. Small size and high integration make this device ideal for applications that have limited board space and desire more integration. Figure 10-1 shows typical operating circuit of the CA-IS2631HA.



Figure 10-1. Typical Application Circuit of CA-IS2631HA

10.2 PCB Layout Guidelines

Careful PCB layout is critical to achieve clean and stable data transmission. It is recommended to design an isolation channel underneath the isolator that is free from ground and signal planes. Any galvanic or metallic connection between the primary side and secondary side will defeat the isolation. To make sure device operation is reliable at all data rates and supply voltages, the minimum 10μ F decoupling capacitors between VDDP and GNDA, between VISO_{OUT} and GNDB are recommended. A 0.1μ F low-ESR, low-ESL decoupling capacitor in parallel with the bulk capacitor is also recommended for each power supply to filter out high frequency noise. The 0.1μ F capacitor should be placed as close as possible to the supply pin.

For the individual logic supply input VDDL and secondary side supply input VISO_{IN}, we recommend to use a 1µF ceramic capacitors with X5R or X7R between VDDL pin and GNDA, between VISO_{IN} and GNDB. Place the bypass capacitors, and the CA-IS2631HA IC on the same PCB layer. Place decoupling capacitors as close as possible to the device supply pins, see Figure 10-2 recommended components placement for the PCB layout. The paths must be wide and short to minimize inductance, also any via holes must be avoided on these paths.



Figure 10-2. Recommended PCB layout for CA-IS2631HA Power Supply



11 Package Information

LGA16 Package Outline



Note:

1. All dimensions are in millimeters, angles are in degrees.

12 Soldering Temperature (reflow) Profile





	Table 12-1.	Soldering	Temperature	Parameter
--	-------------	-----------	-------------	-----------

Profile Feature	Pb-Free Assembly					
Average ramp-up rate(217 $^\circ\!\!\mathbb{C}$ to Peak)	3°C/second max					
Time of Preheat temp(from 150 $^\circ \!\! \mathbb{C}$ to 200 $^\circ \!\! \mathbb{C}$	60-120 second					
Time to be maintained above 217 $^\circ\!\mathrm{C}$	60-150 second					
Peak temperature	260 +5/-0 ℃					
Time within 5 $^\circ C$ of actual peak temp	30 second					
Ramp-down rate	6 ℃/second max.					
Time from 25° C to peak temp	8 minutes max					



13 Tape and Reel Information



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IS2631HA	LGA16 4.65x5.2	А	16	3000	330	12.4	4.95	5.50	1.29	8.0	12.0	Q1

14 Important Statement

The above information is for reference only and intended to help Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

Trademark information

Chipanalog Inc.[®] and Chipanalog[®] are registered trademarks of Chipanalog.



http://www.chipanalog.com