

CA-IF1042-Q1 ±70V Fault Protected CAN Transceiver with CAN FD

1. Features

- Meets the ISO 11898-2:2016 and ISO 11898-5:2007 physical layer standards
- 'Turbo' CAN:
 - Support classic CAN and 5 Mbps CAN FD (flexible data rate)
 - Short and symmetrical propagation delay time and fast loop time for enhanced timing margin
 - Higher data rate in loaded CAN networks
- Ideal passive behavior when unpowered
 - Bus and logic terminals are high impedance (no load)
 - Power up/down with glitch free operation on bus and RXD output
- Integrated protection increases robustness
 - ±70V fault-tolerant CANH and CANL
 - ±30V extended common-mode input range (CMR)
 - Undervoltage protection on V_{cc} and V_{io} supply terminals
 - Transmitter dominant timeout prevents lockup, data rates down to 4 kbps
 - Thermal shutdown
- Typical loop delay: 160ns
- 3.0V to 5.5V Logic-Supply (V_{IO}) Range (CA-IF1042VS-Q1 only)
- –55°C to 150°C Junction Temperatures Range
- Available in SOIC8 Packages
- AEC Q-100 qualified for automotive applications (CA-IF1042S-Q1, CA-IF1042VS-Q1)
- 2. Applications
- Body electronics and lighting
- Automotive gateway
- Advanced driver assistance systems (ADAS)
- Infotainment and cluster

- Hybrid, electric & powertrain systems
- Personal transport vehicles Electric bike
- Industrial control

3. General Description

The CA-IF1042x devices are control area network (CAN) transceivers with integrated protection for industrial and automotive applications. These devices are designed for using in CAN FD networks up to 5 Mbps and feature ±70V extended fault protection on the CAN bus for equipment where overvoltage protection is required. This family of CAN transceivers also incorporate an input common-mode range(CMR) of ±30V, exceeding the ISO 11898 specification of -2V to +7V, well suited for applications where ground planes from different systems are shifting relative to each other.


The CA-IF1042x series devices include a dominant timeout to prevent bus lockup caused by controller error or by a fault on the TXD input. When the TXD remains in the dominant state (low) for longer than t_{DOM} , the driver is switched to the recessive state, releasing the bus and allowing other nodes to communicate. The transceivers feature a STB pin for two modes of operation: normal high-speed mode and standby mode for low current consumption. Also, the CA-IF1042VS-Q1 family of devices provides low level translation to simplify the interface with low voltage CAN controllers.

The CA-IF1042x family of devices is available in a standard 8-pin narrow-body SOIC package, operates over the -55°C to +150°C junction temperature range.

Device Information

Part number	Package	Package size(NOM)	
CA-IF1042S-Q1	SOLCA	4.9mm x 3.9mm	
CA-IF1042VS-Q1	SOIC8	4.9mm x 3.9mm	





4. Ordering Information

Table 4-1 Ordering Information

Part Number	Features	Package
CA-IF1042S-Q1	Automotive qualified part, Pin 5 = NC	SOIC8
CA-IF1042VS-Q1	Automotive qualified part; with low level translation, Pin 5 = V_{10}	SOIC8



Contents

1.	Featu	res1
2.	Appli	cations1
3.	Gene	ral Description1
4.	Orde	ring Information2
5.	Revis	ion History3
6.	Pin C	onfiguration and Functions4
7.	Speci	fications5
	 7.1. 7.2. 7.3. 7.4. 7.5. 7.6. 7.7. 	Absolute Maximum Ratings5ESD Ratings5Recommended Operating Conditions5Thermal Information5Electrical Characteristics6Switching Characteristics8Typical Operating Characteristics and Waveforms9
8.	Paran	neter Measurement Information12
9.	Detai	led Description16

	9.1.	CAN	Bus Status	16
	9.2.	Rece	iver	17
	9.3.	Trans	smitter	17
	9.4.	Prote	ection Functions	18
	9	.4.1.	Undervoltage Lockout	18
	9	.4.2.	Fault Protection	19
	9	.4.3.	Thermal Shutdown	19
	9	.4.4.	Current-Limit	19
	9	.4.5.	Transmitter-Dominant Timeout	19
	9.5.	Unpo	owered Device	20
	9.6.	Float	ing Terminals	20
	9.7.	Oper	ating Mode	20
	9	.7.1.	Normal Mode	20
	9	.7.2.	Standby Mode	20
10.	Арр	lication	Information	21
11.	Pack	age Inf	ormation	23
12.	Sold	ering T	emperature (reflow) Profile	24
13.	Таре	e and R	eel Information	25
14.	Арр	endix		26
15.	Imp	ortant	Statement	28

5. Revision History

Revision Number	Description	Page Changed
Version 1.01	N/A	N/A
Version 1.02	Add VDIFF_D VDIFF_R VDIFF_D(STB) VDIFF_R(STB)	7
Version 1.02	Change CLD to CL , add CRXD	8
Version 1.03	Update 5V Supply Current Icc	6
Version 1.04	Update the title description	1
Version 1.05	Update Tape and Reel Information	29
Version 1.06	Optimize VCC and VIO UVLO descriptions	6,18
Version 1.07	Update the Description of Logical Interfaces VIH/VIL and VOH/VOL	6
Version 1.08	Delete DNF8 packaging part number	1,2,24

CHIPANALOG

Shanghai Chipanalog Microelectronics Co., Ltd.

6. Pin Configuration and Functions




Figure 6-1 CA-IF1042x Pin Configuration

Pi	n #	Pin	Turne	Description
CA-IF1042S-Q1	CA-IF1042VS-Q1	Name	туре	Digital I/OTXD low to set the driver in the dominant state. TXD is a CMOS/TTL compatil input from a CAN controller with an internal pull-up to V _{CC} or V _{IO} .GNDGround.Power+5V Supply Voltage. Bypass V _{CC} to GND with an at least 0.1µF capacitor.Receive Data Output, RXD is LOW for dominant bus state and HIGH for recess bus state. RXD is a CMOS/TTL compatible output from the physical bus lin CANH and CANL.NCNo connect.PowerLogic Supply Input. V _{IO} is the logic supply voltage for the input/output betwee the CAN transceiver and controller. V _{IO} allows full compatibility from +3.0V +5.5V logic on all digital lines. Bypass to GND with a 0.1µF capacitor. Connect to V _{CC} for 5V logic compatibility.Bus I/OCAN bus line low.Bus I/OCAN bus line high.
				Transmit Data Input, Drive TXD high to set the driver in the recessive state. Drive
1	1	TXD	Digital I/O	TXD low to set the driver in the dominant state. TXD is a CMOS/TTL compatible
				input from a CAN controller with an internal pull-up to V_{CC} or $V_{\text{IO}}.$
2	2	GND	GND	Ground.
3	3	V _{CC}	Power	+5V Supply Voltage. Bypass V_{CC} to GND with an at least 0.1µF capacitor.
				Receive Data Output, RXD is LOW for dominant bus state and HIGH for recessive
4	4	RXD	Digital I/O	bus state. RXD is a CMOS/TTL compatible output from the physical bus lines
				CANH and CANL.
5	-	NC	NC	No connect.
				Logic Supply Input. V_{10} is the logic supply voltage for the input/output between
	5	VIO	Power	the CAN transceiver and controller. V_{10} allows full compatibility from +3.0V to
-	J	V 10	Fower	+5.5V logic on all digital lines. Bypass to GND with a $0.1\mu F$ capacitor. Connect V_{10}
				to V _{cc} for 5V logic compatibility.
6	6	CANL	Bus I/O	CAN bus line low.
7	7	CANH	Bus I/O	CAN bus line high.
				Standby Mode. A logic-high on STB pin or leave it open to select the standby
8	8	STB	Digital 1/0	mode. In standby mode, the transceiver is not able to transmit data and the
ŏ	õ	218	Digital I/O	receiver is in low-power mode. A logic-low on STB pin puts the transceiver in
				normal operating mode.

Table 6-1 CA-IF1042x Pin Configuration and Description



7. Specifications

Absolute Maximum Ratings 7.1.

	PARAMETER	MIN	MAX	UNIT
V _{CC}	5V Bus Supply Voltage Range	-0.3	7	V
V _{IO}	Logic Supply Voltage Range	-0.3	7	V
V _{BUS}	CAN Bus I/O voltage range (CANH,CANL)	-70	70	V
V _(DIFF)	Max differential voltage between CANH and CANL	-70	70	V
V _(Logic_Input)	Logic input terminal voltage range (TXD, S)	-0.3	V _{IO} +0.3 and <+7	V
V _(Logic_Output)	Logic output terminal voltage range (RXD)	-0.3	V _{IO} +0.3 and <+7	V
I _{O(RXD)}	RXD (receiver) terminal output current	-8	8	mA
Tj	Virtual junction temperature range	-55	150	°C
T _{STG}	Storage temperature range	-65	150	°C
Note:				

The stresses listed under "Absolute Maximum Ratings" are stress ratings only, not for functional operation condition. Exposure to absolute 1. maximum rating conditions for extended periods may cause permanent damage to the device.

ESD Ratings 7.2.

Parameters	TEST CONDITIONS		VALUE	UNIT
HBM ¹ ESD	CAN bus terminals (CANH, CANL) to GND		±16000	V
	Other pins		±8000	v
CDM ESD	All pins		±2000	V
System Level ESD	CAN bus terminals (CANH, CANL) to GND	IEC 61000-4-2: unpowered contact discharge.	±6000 ²	v
Note: 1. Per JEDEC document JEP155, 50 2. Testing on System Board Level.	OV HBM allows safe manufacturing of standard	d ESD control process.		1

7.3. **Recommended Operating Conditions**

	PARAMETER	MIN	TYP MAX	UNIT
V _{cc}	Supply Voltage Range	4.5	5.5	V
V _{IO}	Logic Supply Voltage Range	3.0	5.5	V
I _{OH(RXD)}	RXD terminal high level output current	-2		mA
I _{OL(RXD)}	RXD terminal low level output current		2	mA

Thermal Information 7.4.

Thermal Metric ØJA Junction to Ambient		SOIC8	UNIT
R _{θJA}	Junction to Ambient	170	°C/W
R _{θJC(top)}	Junction to Case (top)	40	°C/W

7.5. Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
POWER						
		TXD=0V, $R_L = 60 \Omega$ (dominant), $C_L=open$,				
		Rсм=open, STB=OV, see Figure 8-1		45	80	mA
		TXD=0V, STB=0V, CANH=-12V, RL=open,				
		СL=open, Rcм=open, see Figure 8-1			110	mA
		TXD=V _{CC} or V _{IO} , RL=50 Ohm, Rсм =open,				
		CL=open ,		1.3	2.5	mA
I _{cc}	5V Supply Current	STB=0V, see Figure 8-1				
		TXD = STB = V _{IO} (standby, CA-IF1042VS-				μA
		Q1), RL = 50 Ohm, CL=open, RcM=open,		0.5	5	
		see Figure 8-1				
		TXD = STB = V_{cc} (standby, CA-IF1042S-Q1),				μΑ
		RL = 50 Ohm, see Figure 8-1		14	22	
		TXD = 0V, STB = 0V, RXD open		70	300	μA
I _{IO}	I/O Supply Current	TXD= V _{IO} , STB= V _{IO} , RXD open		11	17	μΑ
V _{uv_vcc}	V _{cc} UVLO Threshold	Rising		4.1	4.45	V
V _{uv_vcc}	V _{cc} UVLO Threshold	Falling	3.55	3.9	4.35	V
Vuv_vcc_hys	V _{cc} UVLO Threshold	Hysteresis		200		mV
V _{UV_IO/}	V _{IO} UVLO threshold (CA-IF1042VS-Q1)					
V _{uv_vcc_sd}	$/V_{CC sd}$ UVLO threshold (CA-IF1042S-Q1)	Rising	1.3		2.8	V
V _{UV_IO_hys/}	V _{IO} UVLO threshold (CA-IF1042VS-Q1)					
Vuv_vcc_sd_hys	/V _{CC_sd} UVLO threshold (CA-IF1042S-Q1)	Hysteresis		80		mV
	FACE (Mode select input, STB)					
VIH	High-level input voltage		0.7xV _{I0}			V
V _{IL}	Low-level input voltage		0		0.3xV _{Io}	V
I _{IH}	High-level input leakage current	$STB = V_{CC} = V_{IO} = 5.5V$	-2		2	μA
	Low-level input leakage current	$STB = 0V, V_{CC} = V_{IO} = 5.5V$	-20		-2	μΑ
I _{lek(off)}	Unpowered leakage current	STB=5.5V, $V_{CC} = V_{IO} = 0V$	-1		1	μΑ
	FACE (CAN transmit data input, TXD)	515-515 4, 400 - 54	-		-	μη
		CA-IF1042VS-Q1	0.7xV _{lo}			V
V _{IH}	High-level input voltage	CA-IF10425-Q1	0.7xV ₁₀			V
		CA-IF10425-Q1	0.7.000		0.3xV _{lo}	V
VIL	Low-level input voltage	CA-IF1042V3-Q1			0.3xV _{lo}	V
1	High-level input leakage current	$TXD = V_{CC} = V_{IO} = 5.5V$	-2.5	0	1	-
				-50	-7	μΑ
	Low-level input leakage current	TXD = 0V, $V_{CC} = V_{IO} = 5.5V$ TXD = 5.5V, $V_{CC} = V_{IO} = 0V$	-100			μΑ
I _{lek(off)} C _i	Unpowered leakage current Input capacitance	$V_{IN} = 0.4^* \sin(4E6^*\pi^*t) + 2.5V$	-1	0	1	μA
		$v_{\rm IN} = 0.4^{\circ} \sin(420^{\circ} \pi^{\circ} t) + 2.5^{\circ} v$		5		pF
LOGIC INTER	FACE (CAN receive data output, RXD)		0.0.1/			
V _{OH}	High-level output voltage	CA-IF1042VS-Q1: lo = $-2mA$, see Figure 8-2	0.8xV _{lo}			V
		CA-IF1042S-Q1: Io = -2mA, see Figure 8-2	0.8xV _{CC}			V
		CA-IF1042VS-Q1: Io = +2mA, see Figure 8-			0.2xV _{Io}	v
V _{OL}	Low-level output voltage	2				<u> </u>
		CA-IF1042S-Q1: Io = +2mA, see Figure 8-2			0.2xV _{CC}	V
l _{lek(off)}	Unpowered leakage current	$STB = 5.5V, V_{CC} = 0V, V_{IO} = 0V$	-1	0	1	μA
Devices	1		1			1
T _{TSD}	Thermal shutdown temperature			185		°C
-	Thermal shutdown temperature			4-		
T _{TSD_HYS}	threshold hysteresis			15		°C
			L			1



Electrical Characteristics (continued)

	PARAMETER	T _A = -40°C to 125°C (unless otherwise noted).	MIN	ТҮР	MAX	UNIT
					WIAX	
CAN BUS D	PRIVER		1			1
		TXD = low, STB = 0V, R_L =50 -65 Ω , C_L =open,	2.75		4.5	V
V _{O(DOM)}	Bus output voltage (dominant)	Rсм=open, CANH, see Figure 8-1	2.75		1.5	•
VO(DOM)	Bus output voltage (dominant)	TXD = low, STB = 0V, R_L = 50 -65 Ω , C_L =open,	0.5		2.25	v
		Rсм=open, CANL, see Figure 8-1	0.5		2.25	V
		TXD = low, STB=0V, RL=45-50 Ohm, Rсм open, see				
		Figure 8-1	1.4		3	V
	Bus output differential voltage	5				
V OD(DOM)	Bus output differential voltage	TXD = low, STB=0V, RL=50-65 Ohm, RCM open, see	1.5		3.0	V
	(dominant)	Figure 8-1				
		TXD = low, STB = 0V, RL=2240 Ohm, Rсм open, see	1.5		5.0	V
		Figure 8-1				
		TXD=V _{CC} or V _{IO} , $V_{CC} = V_{IO}$, STB=0V, RL=open,	2	0.5)/	2	v
V _{O(REC)}	Bus output voltage (recessive)	Rcм=open, CANH,CANL, see Figure 8-1	2	0.5 x V _{CC}	3	V
		TXD = high, STB=0V, R_L =60 Ω , C_L =open, R_{CM} =open,				
	Bus output differential voltage	see Figure 8-1	-120		12	mV
V _{OD(REC)}	(recessive)	TXD = high, STB=0V, no load, CL=open, Rcm=open,	· · · ·			
	(Tecessive)		-50		50	mV
		see Figure 8-1				
		STB=V _{IO} , RL open, Rсм open, CANH	-0.1		0.1	V
V _{O(STB)}	Bus output at standby mode	STB= V _{IO} , RL open, Rсм open, CANL	-0.1		0.1	V
		STB= V _{IO} , RL open, Rсм open, CANH-CANL	-0.2		0.2	V
		TXD = low, STB=0V, CANL open, V _{CANH} = -5V to 40V,				
		see Figure 8-7	-100			
OS(SS_DOM)	Short-circuit current (dominant)	TXD = low, STB=0V, CANH open, V_{CANL} = -5V to 40V,				mA
					100	
		see Figure 8-7				
IOS(SS_rec)	Short-circuit current (recessive)	TXD = high, STB=0V , V_{BSU} = CANH = CANL = -27V to	-5		5	mA
.03(33_160)		32V, see Figure 8-7				
	Transient symmetry (dominant	R _L = 60 Ω, STB=0V, R _{CM} open, C _{split} =4.7nF, R _{CM}				
V _{SYM}		open , TXD = 250kHz, 1MHz, 2.5M Hz, see Figure	0.9		1.1	V/V
	or recessive)	8-1				
	DC Output symmetry (dominant				·	
V _{SYM_DC}	or recessive)	RL =60 Ω , STB = 0, R _{CM} open, see Figure 8-1	-0.4		0.4	V
CAN RECEI						
CAN RECEI	VER		r			r –
V _{CM}	Common-mode input range	CANH or CANL to GND, RXD output valid, see Figure	-30		+30	v
		8-2				-
v	Input differential threshold	STB = 0V, V_{CM} from -20V to 20V, see Figure 8-2	0.5		0.9	V
V _{IT}	voltage at normal mode	STB=0V, V _{CM} from -30V to 30V, see Figure 8-2	0.4		1.0	V
	Input differential threshold	-				
V _{IT(HYS)}	hysteresis	STB = 0		120		mV
	Input differential threshold at					
V _{IT(STB)}	standby mode for the CA-	STB = high, V_{CM} = -20V to 20V, (3≤ V_{IO} ≤5.5V), see	0.4		1.15	v
▼11(S1B)	-	Figure 8-2	0.4		1.15	v
	IF1042VS-Q1					
	Input differential threshold at				4 4 5	
V _{IT(STB)}	standby mode for the CA-	STB = high, V_{CM} = -20V to 20V, see Figure 8-2	0.4		1.15	V
	IF1042S-Q1 devices					
	Receiver dominant state					
V _{DIFF_D}	differential input voltage range	STB = 0V, V_{CM} from -20V to 20V, see Figure 8-2	0.9		9	v
	in normal mode (bus biasing	,			-	.
	active)					
	Receiver recessive state					
	differential input voltage range	STB=0V, V _{CM} from -30V to 30V, see Figure 8-2	-4		0.5	v
/DIFF_R						- V
V _{DIFF_R}	in normal mode (bus biasing	51B-00, VCM 110111-500 to 500, see Figure 8-2	-4		0.5	·



Shanghai Chipanalog Microelectronics Co., Ltd.


V _{DIFF_D(STB)}	Receiver dominant state differential input voltage range in standby mode (bus biasing inactive)	STB = high, V_{CM} = -20V to 20V, (3 \leq V ₁₀ \leq 5.5V), see Figure 8-2	1.15		9	v
Vdiff_r(stb)	Receiver recessive state differential input voltage range in standby mode (bus biasing inactive)	STB = high, V_{CM} = -20V to 20V, (3 $\leq V_{10} \leq 5.5V$), see Figure 8-2	-4		0.4	v
R _{IN}	CANH/CANL input resistance	TXD = high, STB = 0, V_{CM} = -30V to 30V	10		40	kΩ
R _{DIFF}	Differential input resistance	TXD = high, STB = 0, V_{CM} = -30V to 30V	20		80	kΩ
R _{DIFF} (M)	Input resistance matching	V _{CANH} = V _{CANL} =5V	-3		3	%
I _{LKG}	Input Leakage Current	$V_{IO} = V_{CC} = 0V$, $V_{CANH} = V_{CANL} = 5V$			5	μΑ
CIN	Input capacitance	CANH or CANL to GND, TXD= V_{CC} , $V_{IO} = V_{CC}$, STB = 0		24		рF
C _{IN_DIFF}	Differential input capacitance	CANH to CANL, TXD = High		12		рF

7.6. Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
DRIVER						
t _{ontxd}	TXD propagation delay	STB = 0, RL=60 Ω, CL=100pF, see Figure 8-1		55		nc
	(recessive to dominant)	STB = 0, RL=00 12, CL=100pr, see Figure 8-1		55		ns
t _{offtxd}	TXD propagation delay	STB = 0, RL=60 Ω, CL=100pF, see Figure 8-1		75		ns
	(dominant to recessive)	51B - 0, RE-00 32, CE-100pr, see Figure 8-1		75		113
t _{DOM}	TXD-dominant Timeout	RL=60 Ω, CL open, see Figure 8-5	2.5	6.8	10	ms
RECEIVER						
tonrxd	RXD propagation delay	STB = 0, Crxd=15pF, see Figure 8-2		90		ns
	(recessive to dominant)	51B = 0, 000 - 1501, 500 Figure 0 2		50		115
t _{offrxd}	RXD Propagation delay	STB = 0, Crxd=15pF, see Figure 8-2		100		ns
	(dominant to recessive)			100		113
DEVICE	1					- I
	Total loop delay, driver input					
t _{loop1}	(TXD) to receiver output (RXD),	RL=60 Ω , CRXD=15pF, CL=100pF, see Figure 8-3		125	255	ns
	recessive to dominant				-	
	Total loop delay, driver input					
t _{loop2}	(TXD) to receiver output (RXD),	RL=60 Ω , CRXD=15pF, CL=100pF, see Figure 8-3		155	255	ns
	dominant to recessive					
t _{MODE}	Mode change time, from normal	see Figure 8 -4		12	45	μs
WIDDE	to silent or from silent to normal				.0	μo
Ŧ	Filter time for a valid wake-up		0.5		4.0	
Twk_FILTER	pattern	See Figure 9-4.	0.5		1.8	μs
T _{WK_FILTEROUT}	Bus wake-up timeout	See Figure 9-4.	0.8		10	ms
FD TIMING		-				
	Bit time on CAN bus output pins	STB = 0, RL = 60 Ω , CL=100pF, CRXD=15pF, see Figure			·	
t _{bit(bus)}	with $t_{BIT(TXD)} = 500 \text{ ns}$	8-6	435		530	ns
	Bit time on CAN bus output pins	STB = 0, RL = 60 Ω, CL=100pF, CRXD =15pF, see				
t _{bit(bus)}	with $t_{BIT(TXD)} = 200 \text{ ns}$	Figure 8-6	155		210	ns
	Bit time on RXD output pins with	STB = 0, RL = 60 Ω, CL=100pF, CRXD =15pF, see	463			
t _{bit(rxd)}	t _{BIT(TXD)} = 500 ns	Figure 8-6	400		550	ns
	Bit time on RXD output pins with	STB = 0, RL = 60 Ω, CL=100pF, CRXD =15pF, see	420		220	
t _{bit(rxd)}	t _{BIT(TXD)} = 200 ns	Figure 8-6	120		220	ns
+	Receiver timing symmetry with	STB = 0, RL = 60 Ω, CL=100pF, CRXD =15pF, see	65		40	
t _{rec}	t _{BIT(TXD)} = 500ns	Figure 8-6	-65		40	ns
+	Receiver timing symmetry with	STB = 0, RL = 60 Ω, CL=100pF, CRXD =15pF, see	45		15	nc
t _{rec}	t _{BIT(TXD)} = 200ns	Figure 8-6	-45		15	ns




7.7. Typical Operating Characteristics and Waveforms




Shanghai Chipanalog Microelectronics Co., Ltd.

Typical Operating Characteristics and Waveforms (continued)





Typical Operating Characteristics and Waveforms (continued)





Shanghai Chipanalog Microelectronics Co., Ltd.

8. Parameter Measurement Information




Figure 8-1 Transmitter Test Circuit and Timing Diagram




Figure 8-2 Receiver Test Circuit and Measurement







Figure 8-3 TXD to RXD Loop Delay











Figure 8-5 Transmitting Dominant Timeout Timing Diagram










Figure 8-7 Driver Short Circuit Current Test Circuit and Measurement



Shanghai Chipanalog Microelectronics Co., Ltd.

9. Detailed Description

The CA-IF1042x family of devices is fault-protected Controller Area Network (CAN) transceiver, meets the ISO11898-2 (2016) high speed CAN physical layer standard. These devices are designed for harsh industrial and automotive applications with a number of integrated robust protection features set that improve the reliability of end equipment. All devices are fault protected up to ±70V for the bus pins, making them ideal for applications where overvoltage protection is required. A common-mode voltage range of ±30V enables communication in noisy environments where there are ground plane differences between different systems. Dominant timeout prevents the bus from being blocked by a hung-up microcontroller, and the outputs CANH and CANL are short-circuit current-limited and protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs in a high-impedance state.

A separate input V_{IO} allows the CA-IF1042VS-Q1 devices to communicate with logic systems down to 3.0V while operating up to a +5.5V bus supply. This provides a reduced input voltage threshold to the TXD and STB inputs, and provides a logic-high output at RXD compatible with the microcontroller's supply rail. The logic compatibility eliminates external logic level translator and longer propagation delay due to level shifting. Connect V_{IO} to V_{CC} to operate with +5V logic systems.

The CA-IF1042x devices can operate up to 5Mbps data rate and support CAN FD. However, the maximum data rate is limited by the bus loading, number of nodes, cable length etc. factors, for CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum data rate, number of nodes often lower than the theoretical value.

9.1. CAN Bus Status

The CAN bus has two states: dominant and recessive. In the dominant state (a zero bit, used to determine message priority), CANH-CANL are defined to be logic '0' when the voltage across them is between +1.5V and +3V (higher than 0.9V). In the recessive state (a 1-bit and the state of the idle bus), the driver is defined to be logic '1' when differential voltage is between - 120mV and +12mV, or when it is near zero(lower than 0.5V), see Figure 9-1. for the bus logic state voltage definition.

When STB is set high, the chip will enter low-power standby mode, and at this time, the bus will be biased to ground by internal resistance, as shown in Figure 9-1.




Figure. 9-1 Bus status diagram



9.2. Receiver

The receiver of CA-IF1042x family of devices includes a main receiver to support normal bi-directional communication and a low-power receive channel to monitor the bus line and detect the wakeup event on the bus line during standby mode. In normal operation (STB = low), the main receiver reads the differential input from the bus line (CANH and CANL) and transfers this data as a single-ended output RXD to the CAN controller. The internal comparator senses the difference voltage $V_{DIFF} = (V_{CANH}-V_{CANL})$, with respect to an internal threshold of 0.7V. If $V_{DIFF} > 0.9V$, a logic-low is present on RXD; If $V_{DIFF} < 0.5V$, a logic-high is present. The CANH and CANL common-mode range is ±30V in normal mode. See *Figure 9-2* for the receiver input bias circuit.

Drive the STB pin high or leave it open for standby mode, in this case, the main receiver is disabled and the low-power receive channel is enabled. This switches the receiver to a low current and low-speed state. The bus line is monitored by a low-power differential comparator to detect and recognize a wakeup event on the bus line. RXD is logic High until a valid wake-up is received. Once a valid remote wake-up event occurred, RXD transition to logic Low.

RXD is a logic-high when CANH and CANL are shorted or terminated and un-driven in both normal mode and standby mode, see *Table 9-1* for more details about the receiver truth table.

DEVICE MODE	$V_{ID} = V_{CANH} - V_{CANL}$	BUS STATE	RXD
	V _{ID} ≥0.9V	Dominant	Low
Normal STB = Low	0.5V < V _{ID} <0.9V	Indeterminate	Indeterminate
510 - Low	$V_{ID} \le 0.5V$	Recessive	High
Standby	V _{ID} > 1.15V	Dominant	Low if a remote wake event occurred, otherwise output High.
STB = High or open			Indeterminate
	$V_{ID} \leq 0.4V$	Recessive	High
Any	Open (V _{ID} ≈ 0V)	Open	High

Table 9-1 Receiver Truth Table




Figure. 9-2 Receiver Input/Transmitter Output Bias Circuit

9.3. Transmitter

In normal operation (STB = Low), the transmitter converts a single-ended input signal (TXD) from the local CAN controller to differential outputs for the bus lines CANH and CANL. The truth table for the transmitter is provided in *Table 9-2*. The CA-IF1042x family of devices protects the transmitter output stage against a short-circuit to a positive or negative voltage by limiting the driver current. Thermal shutdown further protects the devices from excessive temperatures that may result from a short circuit. The transmitter returns to normal operation once the short is removed and the junction temperature drops at least the thermal shutdown hysteresis temperature below the thermal shutdown temperature of the device.



Shanghai Chipanalog Microelectronics Co., Ltd.

Drive the STB pin high for standby mode, the transmitter is disabled and put the bus in high-impedance with internal weak pull-down to ground, see *Figure 9-2*.

1	INPUT TXD LOW TIME		OUTF	τυν	BUS STATE
STB	TXD		CANH	CANL	BUSSIAIE
	Low	< t _{DOM}	High	Low	Dominant
Low	Low	> t _{DOM}	V _{cc} /2	V _{cc} /2	Recessive
	High or Open	X1	V _{cc} /2	V _{cc} /2	Recessive
High or Open	X1	X1	High-Z	High-Z	Weak pull-down to GND

Table 9-2 Transmitter Truth Table (When Not Connected to the Bus)

X = Don't care

9.4. Protection Functions

9.4.1. Undervoltage Lockout

Both the CA-IF1042S-Q1 and the CA-IF1042VS-Q1 family of devices have undervoltage detection on V_{CC} supply terminal, the CA-IF1042VS-Q1 devices also feature undervoltage detection on V_{IO} supply terminal, that place the device in protected mode during an undervoltage event on V_{CC} or/and V_{IO} , see *Table 9-3* and Table 9-4.

For the CA-IF1042S-Q1, if the supply voltage V_{CC} is less than V_{UN_vCC} , will put the device into protected state and leave the bus in high-impedance as shown in *Table 9-3*. Once an undervoltage condition is cleared on V_{CC} and the supply voltage has returned to a valid level, the devices transition to normal mode after the t_{ONTXD} time has expired. The host controller should not attempt to send or receive messages until the t_{ONTXD} time has expired.

V _{cc}	DEVICE STATE	BUS OUTPUT	RXD								
S M	STB=V _{CC} , Standby	Weak pull-down to GND	High until valid wake-up is received								
> V _{uv_vcc}	STB=V _{CC} ,Normal	Per TXD	Mirrors Bus								
	STB=V _{CC} , Standby	Weak pull-down to GND	High until valid wake-up is received								
<v<sub>uv_vcc & >V_{uv_vcc_sd}</v<sub>	STB=V _{CC} , Protected mode	Weak pull-down to GND	Recessive								
< V _{uv_vcc_sd}	< V _{uv_vcc_sd} Protected mode		High Impedance								

Table 9-3 CA-IF1042S-Q1 Undervoltage Lockout

For the CA-IF1042VS-Q1 devices, see *Table 9-4* for the undervoltage lockout status. Once the undervoltage condition is cleared and the supply voltage has returned to a valid level, the devices transition to normal mode after the t_{MODE} time has expired. The host controller should not attempt to send or receive messages until the t_{MODE} time has expired.

Table 9-4 CA-IF1042VS-Q

Undervoltage Lockout

V _{cc}	V _{IO}	DEVICE STATE	BUS OUTPUT	RXD
> V _{UV_VCC}	> V _{UV_10}	Standby (STB = high)	Weak pull-down to GND	High until valid wake-up is received
		Normal (STB = low)	Per TXD	Mirrors Bus
	NV.	Standby (STB = high)	Weak pull-down to GND	High until valid wake-up is received
< V _{UV_VCC}	> V _{UV_IO}	Protected mode (STB = low)	Weak pull-down to GND	Recessive
X1	< V _{UV_IO}	Protected mode	High Impedance	High Impedance

X = Don't care



9.4.2. Fault Protection

The CA-IF1042x devices has an internal \pm 70V overvoltage protection circuit on the driver output and receiver input to protect the devices from accidental shorts between a local power supply and the data lines of the transceivers. This level of protection is present whether the transceiver is powered or un-powered.

9.4.3. Thermal Shutdown

If the junction temperature of the devices exceed the thermal shutdown threshold T_{TSD} (185°C), the device turns off the CAN driver circuits thus blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops at least the thermal shutdown hysteresis temperature below the thermal shutdown threshold.

9.4.4. Current-Limit

The CA-IF1042x protect the transmitter output stage against a short-circuit to a positive or negative voltage by limiting the driver current. However, this will cause large supply current and dissipation. Thermal shutdown further protects the devices from excessive temperatures that may result from a short circuit. The transmitter returns to normal operation once the short is removed.

9.4.5. Transmitter-Dominant Timeout

The CA-IF1042x family of devices features a transmitter-dominant timeout (t_{DOM}) that prevents erroneous CAN controllers from clamping the bus to a dominant level by maintaining a continuous low TXD signal. When TXD remains in the dominant state (low) for greater than t_{DOM} , the transmitter is disabled, releasing the bus to a recessive state (see *Figure 9-3*). After a dominant timeout fault, the transmitter is re-enabled when receiving a rising edge at TXD. The transmitter-dominant timeout limits the minimum possible data rate to 4kbps.




Figure 9-3 Transmitter-Dominant Timeout Protection



9.5. Unpowered Device

The device is designed to be 'ideal passive' or 'no load' to the CAN bus if it is unpowered. The bus terminals (CANH, CANL) have extremely low leakage currents when the device is unpowered to avoid loading down the bus.

9.6. Floating Terminals

These devices have internal pull-up on critical terminals to place the device into known states if the terminals float. The TXD terminal is pulled up to VCC or VIO to force a recessive input level if the terminal floats. The pin STB is also pulled up to force the device into standby mode if the terminal floats.

9.7. Operating Mode

All devices have two operating modes: normal mode and standby mode. Operating mode selection is made via the STB input.

9.7.1. Normal Mode

Select the normal mode of devices operation by setting STB terminal to logic-low. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver translates a digital input on TXD to a differential output on CANH and CANL. The receiver translates the differential signal from CANH and CANL to a single-ended output on RXD.

9.7.2. Standby Mode

Drive STB pin high or leave it open for standby mode, which switches the transmitter off and disables the main receiver. The low-power receive channel is enabled and put the device to a low current and low-speed state. Thus the supply current is reduced during standby mode. The bus line is monitored by a low-power differential comparator to detect and recognize a wakeup event on the bus line, see Table 9-5.

Table 9-5 Operating Mode

STB	MODE	DRIVER	RECEIVER
Low	Normal	Enabled	Enabled
High or open	Standby	Disabled	Low-power receive channel is enabled and monitor the bus line.

To improve the system operation reliability and to prevent false wake-up, the CA-IF1042x devices' receiver features wakeup timeout detection and filtered dominant wake-up detection according to the ISO 11898-2:2016 standard. This means, for a dominant or recessive to be considered, the bus must be kept in that state for more than the $t_{WK_{FILTER}}$ time. Also, for a remote wake-up event to successfully occur, a dominant bus level greater than $t_{WK_{FILTER}}$ must be detected and received by the low-power receive channel within the timeout value $t \le t_{WK_{TIMEOUT}}$. Once the low-power receive channel detects a successful wake-up event, RXD pulls low. CAN controller can drive the STB low based on this wake-up signal from RXD for normal operation. RXD is high until a valid wake-up is received during standby mode, see Figure 9-4 for more details.




Figure 9-4 Wake-up Detection



10. Application Information

The CA-IF1042x CAN transceivers are typically used in applications with a host microprocessor or FPGA that includes the data link layer portion of the CAN protocol. Figure 10-1, Figure 10-2 show the typical application circuit for the CA-IF1042S-Q1 and CA-IF1042VS-Q1, in *Figure 10-2*, connect the V_{10} to the MCU logic-supply.




Figure 10-1 Typical Application Circuit for the CA-IF1042S-Q1




Figure 10-2 Typical Application Circuit for the CA-IF1042VS-Q1



Shanghai Chipanalog Microelectronics Co., Ltd.

All of the CA-IF1042x series devices can operate up to 5Mbps data rate. However, the maximum data rate is limited by the bus loading, number of nodes, cable length etc. For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum data rate, number of nodes often lower. The ISO11898 Standard specifies a maximum of 30 nodes. However, with careful design, and consider of high input impedance of the CA-IF1042x, designers can have many more nodes on the CAN bus.

In multidrop CAN applications, it is important to maintain a single linear bus of uniform impedance that is properly terminated at each end. A star, ring, or tree configuration should never be used. Any deviation from the end-to-end wiring scheme creates a stub. High-speed data edges on a stub can create reflections back down to the bus. These reflections can cause data errors by eroding the noise margin of the system. Although stubs are unavoidable in a multidrop system, care should be taken to keep these stubs as short as possible, especially when operating with high data rates. See *Figure 10-3*, the typical CAN bus operating circuit, termination can be used to absorb reflections. Termination may be a single 120Ω resistor at the end of the bus, either on the cable or in a terminating node; or split termination, the two 60Ω termination resistors in parallel may be used if filtering and stabilization of the common mode voltage of the bus is desired.






Figure 10-3 Typical CAN bus Network




11. Package Information





RECOMMENDED LAND PATTERN



Note:

1. Controlling dimensions are in millimeters.



12. Soldering Temperature (reflow) Profile





Figure 12- 1 Soldering Temperature (reflow) Profile

Profile Feature	Pb-Free Assembly	
Average ramp-up rate(217 $^\circ \!\! \mathbb{C}$ to Peak)	3℃/second max	
Time of Preheat temp(from 150 $^\circ\!\!\!C$ to 200 $^\circ\!\!\!C$	60-120 second	
Time to be maintained above 217 $^\circ\!\mathrm{C}$	60-150 second	
Peak temperature	260 +5/-0 ℃	
Time within 5 $^{\circ}\!\mathrm{C}$ of actual peak temp	30 second	
Ramp-down rate	6 °C/second max.	
Time from 25° C to peak temp	8 minutes max	




13. Tape and Reel Information

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
К0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IF1042S-Q1	SOIC8	S	8	2500	330	12.4	6.40	5.40	2.10	8.00	12.00	Q1
CA-IF1042VS-Q1	SOIC8	S	8	2500	330	12.4	6.40	5.40	2.10	8.00	12.00	Q1

*All dimensions are nominal

CA-IF1042-Q1

Version 1.08, 2023/06/30

CHIPA

ÖG

14. Appendix

Table. 14-1 Comparison Table of Parameter Symbols in ISO11898-2:2016 Standard and CA-IF1042-Q1 Datasheet

ISO 11898-2:2016	CA-IF1042-0	CA-IF1042-Q1 Datasheet			
Parameter	Note	Symbol	Parameter		
HS-PMA dominant output characteristics	I	I	1		
Single ended voltage on CAN_H	Vcan_h		dominant output voltage		
Single ended voltage on CAN_L	VCAN_L	Vo(dom)			
Differential voltage on normal bus load					
Differential voltage on effective resistance during arbitration	VDiff	VOD(DOM)	dominant differential output voltage		
Optional: Differential voltage on extended bus load range					
HS-PMA driver symmetry	1				
Driver symmetry	Vsym	Vsym	transmitter voltage symmetry		
Maximum HS-PMA driver output current	ł				
Absolute current on CAN_H	ICAN_H				
Absolute current on CAN_L	ICAN_L	los(ss_dom)	dominant short-circuit output current		
HS-PMA recessive output characteristics, bus biasing active/inacti	ive				
Single ended output voltage on CAN_H	le ended output voltage on CAN_H VCAN_H VO(R)				
Single ended output voltage on CAN_L	Vcan_l	VO(REC)	recessive output voltage		
Differential output voltage	VDiff	VOD(REC)	recessive differential output voltage		
Optional HS-PMA transmit dominant timeout			1		
Transmit dominant timeout, long					
Transmit dominant timeout, short	tdom	tdom	TXD dominant time-out time		
HS-PMA static receiver input characteristics, bus biasing active/in	active		1		
Recessive state differential input voltage range Dominant state differential input voltage range	Vdiff	VDIFF_D VDIFF_R VDIFF_D(STB)	Receiver dominant/recessive state differential input voltage range in norma /standby mode		
HS-PMA receiver input resistance (matching)		V _{DIFF_R(STB)}	I		
Differential internal resistance	RDiff	Rdiff	differential input resistance		
Single ended internal resistance	RCAN_H RCAN_L	R _{IN}	input resistance		
Matching of internal resistance	m _R	Rdiff(M)	input resistance deviation		
HS-PMA implementation loop delay requirement					
		tloop2	delay time from TXD HIGH to RXD HIGH		
Loop delay	tLoop	tloop1	delay time from TXD LOW to RXD LOW		
Optional HS-PMA implementation data signal timing requiremen Mbit/s up to 5 Mbit/s	ts for use with	bit rates above			
Transmitted recessive bit width @ 2 Mbit/s / @ 5 Mbit/s, intended	tBit(Bus)	tbit(B∪S)	transmitted recessive bit width		
Received recessive bit width @ 2 Mbit/s / @ 5 Mbit/s	tBit(RXD)	tbit(RXD)	bit time on pin RXD		
Receiver timing symmetry @ 2 Mbit/s / @ 5 Mbit/s	ΔtRec	ΔtRec	receiver timing symmetry		
HS-PMA maximum ratings of V _{CAN_H} , V _{CAN_L} and V _{Diff}	I				
Maximum rating V _{Diff}	VDiff	V(DIFF)	voltage between pin CANH and pin CANL		
General maximum rating V _{CAN_H} and V _{CAN_L}	Vcan_h				
Optional: Extended maximum rating VCAN_H and VCAN_L	VCAN_L	V(BUS)	voltage on CANH, CANL pin		



Table. 14-1 Comparison Table of Parameter Symbols in ISO11898-2:2016 Standard and CA-IF1042-Q1 Datasheet (continued)

ISO 11898-2:2016		CA-IF1042-Q1 Datasheet	
Parameter	Symbol	Symbol	Parameter
HS-PMA maximum leakage currents on CAN_H and CAN_L, unpowered			
Leakage current on CAN_H, CAN_L	Ican_h Ican_l	Ilkg	leakage current
HS-PMA bus biasing control timings			
CAN activity filter time, long	tFilter	t wk_filter	bus dominant wake-up time bus recessive wake-up time
CAN activity filter time, short			
Wake-up timeout, short	• t Wake	t _{wk_timeout}	bus wake-up time-out time
Wake-up timeout, long			
Timeout for bus inactivity	tSilence	tdto	bus silence time-out time
Bus Bias reaction time	tBias	tontxd	delay time from bus active to bias or from bias to active

CHIPANALOG

CA-IF1042-Q1 Version 1.08, 2023/06/30

Shanghai Chipanalog Microelectronics Co., Ltd.

15. Important Statement

The above information is for reference only and used for helping Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

Trademark information

Chipanalog Inc.[®] and Chipanalog[®] are registered trademarks of Chipanalog.



http://www.chipanalog.com