

CA-IF1042Lx ±42V Fault Protected CAN Transceiver with CAN FD

1. Features

- Meets the ISO 11898-2:2016 and ISO 11898-5:2007 physical layer standards
- 'Turbo' CAN:
 - Support classic CAN and 5 Mbps CAN FD (flexible data rate)
 - Short and symmetrical propagation delay time and fast loop time for enhanced timing margin
 - Higher data rate in loaded CAN networks
- Ideal passive behavior when unpowered
 - Bus and logic terminals are high impedance (no load)
 - Power up/down with glitch free operation on bus and RXD output
- Integrated protection increases robustness
 - ±42V fault-tolerant CANH and CANL
 - ±30V extended common-mode input range (CMR)
 - Undervoltage protection on V_{CC} and V_{IO} supply terminals
 - Transmitter dominant timeout prevents lockup, data rates down to 4 kbps
 - Thermal shutdown
- Typical loop delay: 155ns
- 3.0V to 5.5V Logic-Supply (V_{I0}) Range (CA-IF1042LVS-Q1 only)
- –55°C to 150°C Junction Temperatures Range
- Available in SOIC8
- AEC Q-100 qualified for automotive applications

2. Applications

- Body electronics and lighting
- Automotive gateway
- Advanced driver assistance systems (ADAS)
- Infotainment and cluster

- Hybrid, electric & powertrain systems
- Personal transport vehicles Electric bike
- Industrial control

3. General Description

The CA-IF1042Lx devices are control area network (CAN) transceivers with integrated protection for industrial and automotive applications. These devices are designed for using in CAN FD networks up to 5 Mbps and feature \pm 42V extended fault protection on the CAN bus for equipment where overvoltage protection is required. This family of CAN transceivers also incorporate an input common-mode range(CMR) of \pm 30V, exceeding the ISO 11898 specification of -2V to +7V, well suited for applications where ground planes from different systems are shifting relative to each other.


The CA-IF1042Lx series devices include a dominant timeout to prevent bus lockup caused by controller error or by a fault on the TXD input. When the TXD remains in the dominant state (low) for longer than t_{DOM} , the driver is switched to the recessive state, releasing the bus and allowing other nodes to communicate. The transceivers feature a STB pin for two modes of operation: normal high-speed mode and standby mode for low current consumption.

The CA-IF1042Lx family of devices is available in a standard 8-pin narrow-body SOIC package, operates over the -55°C to +150°C junction temperature range.

Device Information

Part number	Package	Package size(NOM)
CA-IF1042LS-Q1	SOIC8	e Package size(NOM) 4.9mm x 3.9mm
CA-IF1042LVS-Q1	30168	4.9mm x 3.9mm





4. Ordering Information

Table 4-1 Ordering Information

Part Number	Features	Package
CA-IF1042LS-Q1	Automotive qualified part, Pin 5 = NC	SOIC8
CA-IF1042LVS-Q1	Automotive qualified part; with low level translation, Pin 5 = V_{10}	SOIC8



Contents

1.		Features1
2.		Applications1
3.		General Description1
4.		Ordering Information2
5.		Revision History3
6.		Pin Configuration and Functions4
7.		Specifications5
	7.1.	Absolute Maximum Ratings5
	7.2.	ESD Ratings5
	7.3.	Recommended Operating Conditions5
	7.4.	Thermal Information5
	7.5.	Electrical Characteristics6
	7.6.	Switching Characteristics8
	7.7.	Typical Operating Characteristics and Waveforms
		9
8.		Parameter Measurement Information12
9.		Detailed Description16
	9.1.	CAN Bus Status16

	9.2.	Rece	eiver	16
	9.3.	Tran	smitter	17
	9.4.	Prot	ection Functions	18
		9.4.1.	Undervoltage Lockout	
		9.4.2.	Fault Protection	
		9.4.3.	Thermal Shutdown	
		9.4.4.	Current-Limit	
		9.4.5.	Transmitter-Dominant Timeout	
		9.4.6.	Unpowered Device	
		9.4.7.	Floating Terminals	
	9.5.	Ope	rating Mode	19
		9.5.1.	Normal Mode	20
		9.5.2.	Standby Mode	
10.		Applica	tion Information	21
11.		Package	e Information	23
12.		Solderi	ng Temperature (reflow) Profile	e24
13.		Tape ar	d Reel Information	25
14.		Append	lix	26
15.		Importa	ant Statement	28

5. Revision History

Revision Number	Description	Page Changed
V1.0	Initial Version	N/A
V1.1	Update the maximum voltage range of AN bus IO from \pm 40V to \pm 42V	P1, P5, P16, P18

CHIPANALOG

Shanghai Chipanalog Microelectronics Co., Ltd.

6. Pin Configuration and Functions




Figure 6-1 CA-IF1042Lx Pin Configuration

Pi	in #	Pin	Turno	Description
CA-IF1042LS-Q1	CA-IF1042LVS-Q1	Name	Туре	Description
1	1	TXD	Digital I/O	Transmit Data Input, Drive TXD high to set the driver in the recessive state. Drive TXD low to set the driver in the dominant state. TXD is a CMOS/TTL compatible input from a CAN controller with an internal pull-up to V_{CC}^1
2	2	GND	GND	Ground.
3	3	V _{CC}	Power	+5V Supply Voltage. Bypass V_{CC} to GND with an at least $0.1 \mu F$ capacitor.
4	4	RXD	Digital I/O	Receive Data Output, RXD is LOW for dominant bus state and HIGH for recessive bus state. RXD is a CMOS/TTL compatible output from the physical bus lines CANH and CANL.
5	-	NC	NC	No connect.
-	5	V _{IO}	Power	Logic Supply Input. V _{IO} is the logic supply voltage for the input/output between the CAN transceiver and controller. V _{IO} allows full compatibility from +3.0V to +5.5V logic on all digital lines. Bypass to GND with a 0.1 μ F capacitor. Connect V _{IO} to V _{CC} for 5V logic compatibility.
6	6	CANL	Bus I/O	CAN bus line low.
7	7	CANH	Bus I/O	CAN bus line high.
8	8	STB	Digital I/O	Standby Mode. A logic-high on STB pin or leave it open to select the standby mode. In standby mode, the transceiver is not able to transmit data and the receiver is in low-power mode. A logic-low on STB pin puts the transceiver in normal operating mode.

Note:

1. The reference voltage of CA-IF1024LS-Q1 is V_{CC} . The reference voltage of CA-IF1024LVS-Q1 is V_{IO} .

.



7. Specifications

7.1. Absolute Maximum Ratings

	PARAMETER	MIN	MAX	UNIT
V _{CC}	5V Bus Supply Voltage Range	-0.3	7	V
V _{IO}	Logic Supply Voltage Range	-0.3	7	V
V _{BUS}	CAN Bus I/O voltage range (CANH,CANL)	-42	42	V
V _(DIFF)	Max differential voltage between CANH and CANL	-42	42	V
V _(Logic_Input)	Logic input terminal voltage range (TXD, S)	-0.3	V _{IO} +0.3 and <+7	V
V _(Logic_Output)	Logic output terminal voltage range (RXD)	-0.3	V _{IO} +0.3 and <+7	V
I _{O(RXD)}	RXD (receiver) terminal output current	-8	8	mA
TJ	Virtual junction temperature range	-55	150	°C
T _{STG}	Storage temperature range	-65	150	°C
Note:	ses listed under "Absolute Maximum Ratings" are stress ratings only.			•

maximum rating conditions for extended periods may cause permanent damage to the device.

7.2. ESD Ratings

Parameters	TEST CONDITI	TEST CONDITIONS		
CA-IF1042Lx				
HBM ¹ ESD	CAN bus terminals (CANH, CANL) to GND	CAN bus terminals (CANH, CANL) to GND		v
	Other pins	Other pins		v
CDM ESD	All pins	All pins		V
System Level ESD	CAN bus terminals (CANH, CANL) to GND	IEC 61000-4-2: unpowered contact discharge.	±6000	V
Note: 1. Per JEDEC document JEP:	155, 500V HBM allows safe manufacturing of standa	ard ESD control process.	·	

7.3. Recommended Operating Conditions

	PARAMETER	MIN TY	P MAX	UNIT
V _{CC}	Supply Voltage Range	4.5	5.5	V
V _{IO}	Logic Supply Voltage Range	3.0	5.5	V
I _{OH(RXD)}	RXD terminal high level output current	-2		mA
I _{OL(RXD)}	RXD terminal low level output current		2	mA

7.4. Thermal Information

	Thermal Metric	SOIC8	UNIT
R _{0JA}	Junction to Ambient	170	°C/W
R _{θJC(top)}	Junction to Case (top)	40	°C/W



7.5. Electrical Characteristics

Over recommended operating conditions, $T_A = -40^{\circ}C$ to 125°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNI
POWER			·			
		TXD=0V, $R_L = 60\Omega$ (dominant), $C_L=open$,		45	70	mA
		Rсм=open, STB=0V, see Figure 8-1		40	70	111/-
		TXD=0V, $R_L = 50 \Omega$ (dominant), $C_L=open$,		50	80	
		Rсм=open, STB=0V, see Figure 8-1		50	80	mA
		TXD=0V, STB=0V, CANH=-12V, RL=open,			110	
		CL=open, Rcм=open, see Figure 8-1			110	mA
		ТХD=V _{CC} or V _{IO} , RL=50 Ω, Rсм =open,				
I _{cc}	5V Supply Current	C∟=open ,		1.3	2.5	m
		STB=0V, see Figure 8-1				
		TXD = STB = V_{10} (standby, CA-IF1042LVx),				μA
	RL = 50 Ω, CL=open, RCM=open, see Figure		0.5	5	•	
		8-1			-	
		TXD = STB = V_{cc} (standby, CA-IF1042LS-				μA
		Q1), $R_L = 50 \Omega$, see Figure 8-1		14	22	μ/
		TXD = 0V, STB = 0V, RXD open		70	300	μ/
10	I/O Supply Current	TXD = 00, STB = 00, RXD open TXD= V ₁₀ , STB= V ₁₀ , RXD open		11	17	μ/
	V _{cc} UVLO Threshold			4.1	4.45	μ/ \
V _{uv_vcc}	V _{CC} UVLO Threshold	Rising	3.7	3.9	4.45	v v
V _{uv_vcc}		Falling	3.7		4.25	
V _{uv_vcc_hys}	V _{cc} UVLO Threshold	Hysteresis		200	2.75	m
., ,	V _{IO} UVLO threshold			2.35	2.75	
/ _{uv_io} /	(CA-IF1042LVS-Q1)	Rising				١
Vuv_vcc_sd	/V _{CC_sd} UVLO threshold					
	(CA-IF1042LS-Q1)					
V _{UV_IO} /	V ₁₀ UVLO threshold(CA-IF1042LVS-Q1)		1.3	2.2	2.6	
V _{uv_vcc_sd}	/V _{CC_sd} UVLO threshold (CA-IF1042LS-	Falling				V
	Q1)					
	V _{IO} UVLO threshold(CA-IF1042LVS-Q1)			150		
V _{UV_IO_hys}	/V _{CC_sd} UVLO threshold (CA-IF1042LS-	Hysteresis				m
	Q1)					
	ERFACE (Mode select input, STB)		T			
/ _{IH}	High-level input voltage		0.7x V _{CC} ¹			V
VIL	Low-level input voltage				0.3x V _{CC} ¹	V
Ін	High-level input leakage current	$STB = V_{CC} = V_{IO} = 5.5V$	-2		2	μ
li.	Low-level input leakage current	$STB = 0V, V_{CC} = V_{IO} = 5.5V$	-20		-2	μ
lek(off)	Unpowered leakage current	STB=5.5V, V _{CC} = V _{IO} = 0V	-1		1	μ
LOGIC INTE	ERFACE (CAN transmit data input, TXD)					
V _{IH}	High-level input voltage		0.7xV _{CC} ¹			V
V _{IL}	Low-level input voltage				$0.3 x V_{CC}^{1}$	V
IIH	High-level input leakage current	$TXD = V_{CC} = V_{IO} = 5.5V$	-2.5	0	1	μ
IL	Low-level input leakage current	$TXD = 0V, V_{CC} = V_{IO} = 5.5V$	-100	-50	-7	μ
lek(off)	Unpowered leakage current	$TXD = 5.5V, V_{CC} = V_{IO} = 0V$	-1	0	1	μ.
	Input capacitance			5		p
-	ERFACE (CAN receive data output, RXD)		L			۲ ⁻
/ _{он}	High-level output voltage	Io = -2mA, see Figure 8-2	0.8xV _{CC} ¹			١
ион И _{OL}	Low-level output voltage	IO = +2mA, see Figure 8-2	0.0.1		0.2xV _{CC} ¹	V
	Unpowered leakage current		-1	0	-	
lek(off)	onpowered leakage current	STB = 5.5V, V_{CC} = 0V, V_{IO} =0V	-1	U	1	μ/

2. The test data is based on bench test and design simulation.



ОТР			1			1
T _{TSD} ¹	Thermal shutdown temperature			185		°C
	Thermal shutdown					
T _{TSD_HYS} 1	temperature threshold hysteresis			15		°C
Note: 1. Th	e test data is based on bench test	and design simulation.				
CAN BUS D						
		TXD = low, STB = 0V, R_L =50 -65 Ω , C_L =open,				
	Bus output voltage	Rсм=open, CANH, see Figure 8-1	2.75		4.5	V
V _{O(DOM)}	(dominant)	TXD = low, STB = 0V, R_L = 50 -65 Ω , C_L =open,				
		Rсм=open, CANL, see Figure 8-1	0.5		2.25	V
		TXD= V_{CC} or V_{IO} , $V_{CC} = V_{IO}$, STB=0V, RL=open,	2	0.5)/	2	
V _{O(REC)}	Bus output voltage (recessive)	Rсм=open, CANH,CANL, see Figure 8-1	2	$0.5 \times V_{CC}$	3	V
		STB=VIO, RL open, Rсм open, CANH	-0.1		0.1	V
V _{O(STB)}	Bus output at standby mode	STB= V _{IO} , RL open, Rсм open, CANL	-0.1		0.1	V
		STB= V _{IO} , RL open, Rсм open, CANH-CANL	-0.2		0.2	V
		TXD = low, STB=0V, RL=45-50 Ω, RCM open,			2	
		see Figure 8-1	1.4		3	V
V	Bus output differential	TXD = low, STB=0V, RL=50-65 Ω, RCM open,	1.5		2.0	V
V _{OD(DOM)}	voltage (dominant)	see Figure 8-1	1.5		3.0	v
		TXD = low, STB = 0V, RL=2240 Ω, Rcм open, see Figure	1.5		5.0	V
		8-1	1.5		5.0	v
		TXD = high, STB=0V, R_L =60 Ω , C_L =open, R_{CM} =open, see	-120		12	mV
V _{OD(REC)}	Bus output differential	Figure 8-1	-120		12	IIIV
V OD(REC)	voltage (recessive)	TXD = high, STB=0V, no load, CL=open, Rсм=open,	-50		50	mV
		see Figure 8-1	50		50	iii v
	Transient symmetry	R_{L} = open, STB=0V, R_{CM} open, $C_{split}\text{=}4.7nF,$ $R_{CM}\text{=}30~\Omega$,				
V _{SYM}	(dominant or recessive)	TXD = 250kHz, 1MHz, 2.5M Hz,	0.9		1.1	V/V
		see Figure 8-1				
V _{SYM_DC}	DC Output symmetry	RL =60Ω, STB = 0, R_{CM} open, see Figure 8-1	-0.4		0.4	V
	(dominant or recessive)				-	
		TXD = low, STB=0V, CANL open, V _{CANH} = -5V to 40V,	-100			
IOS(SS_DOM)	Short-circuit current	see Figure 8-7				mA
	(dominant)	TXD = low, STB=0V, CANH open, V_{CANL} = -5V to 40V,			100	
	Short-circuit current	see Figure 8-7 TXD = high, STB=0V, V_{BSU} = CANH = CANL = -27V to				
I _{OS(SS_rec)}	(recessive)	32V, see Figure 8-7	-5		5	mA
		CANH or CANL to GND, RXD output valid, see Figure				
V _{CM}	Common-mode input range	8-2	-30		+30	V
	Input differential threshold	STB = 0V, V_{CM} from -20V to 20V, see Figure 8-2	0.5		0.9	V
VIT	voltage at normal mode	STB=0V, V_{CM} from -30V to 30V, see Figure 8-2	0.4		1.0	v
	Input differential threshold		0.4		1.0	
V _{IT(HYS)} 1	hysteresis	STB = 0		120		mV
	Input differential threshold at				-	
V _{IT(STB)}	standby mode for the CA-	STB = high, V_{CM} = -20V to 20V, (3 ≤ V_{IO} ≤5.5V), see	0.4		1.15	V
	IF1042Lx series devices	Figure 8-2				
	Input differential threshold at					
V _{IT(STB)}	standby mode for the CA-	STB = high, V_{CM} = -20V to 20V, see Figure 8-2	0.4		1.15	V
D	IF1042LS-Q1 devices	TVD = high (TD = 0.14 = 2014 + 2014)	10		40	1.0
R _{IN}	CANH/CANL input resistance	TXD = high, STB = 0, V_{CM} = -30V to 30V	10		40	kΩ
R _{DIFF}	Differential input resistance	TXD = high, STB = 0, V_{CM} = -30V to 30V	20		80	kΩ
R _{DIFF (M)}	Input resistance matching	$V_{CANH} = V_{CANL} = 5V$	-2		2	%
	Input Leakage Current	$V_{IO} = V_{CC} = 0V, V_{CANH} = V_{CANL} = 5V$			5	μΑ
C _{IN} ¹	Input capacitance	CANH or CANL to GND, TXD= V_{CC} , $V_{IO} = V_{CC}$, STB = 0		24		pF



CA-IF1042Lx

V1.1, 2023/08/30

Shanghai Chipanalog Microelectronics Co., Ltd.

C_{IN_DIFF} ¹	Differential input capacitance	CANH to CANL, TXD = High	12	pF
Note: 1. The test data is based on bench test and design simulation.				

Note: 1. The test data is based on bench test and design simulation.

Switching Characteristics 7.6.


Over recommended operating conditions, $T_A = -40^{\circ}C$ to 125°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
DRIVER						
tontxd	TXD propagation delay (recessive to dominant)	STB = 0, RL=60 Ω , CL=100pF, see Figure 8-1		55		ns
tofftxd	TXD propagation delay (dominant to recessive)	STB = 0, RL=60 Ω , CL=100pF, see Figure 8-1		75		ns
t _{DOM}	TXD-dominant Timeout	RL=60Ω, CL open, see Figure 8-5	2.5	6.8	10	ms
RECEIVER		· · ·				
t _{onrxd}	RXD propagation delay (recessive to dominant)	STB = 0, Crxd=15pF, see Figure 8-2		90		ns
t _{offrxd}	RXD Propagation delay (dominant to recessive)	STB = 0, CRXD=15pF, see Figure 8-2		100		ns
DEVICE						
t _{loop1}	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	RL=60Ω, CRXD=15pF, CLD=100pF, see Figure 8-3		125	255	ns
t _{loop2}	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	RL=60Ω, CRXD=15pF, CLD=100pF, see Figure 8-3		155	255	ns
t _{MODE}	Mode change time, from normal to silent or from silent to normal	see Figure 8 -4		12	45	μs
T _{wk_Filter}	Filter time for a valid wake-up pattern	See Figure 9-4.	0.5		1.8	μs
T _{WK_FILTEROUT}	Bus wake-up timeout	See Figure 9-4.	0.8		10	ms
FD TIMING						L
t _{bit(bus)}	Bit time on CAN bus output pins with $t_{BIT(TXD)} = 500 \text{ ns}$	STB = 0, RL = 60Ω, CL=100pF, CRXD=15pF, see Figure 8-6	435		530	ns
t _{bit(bus)}	Bit time on CAN bus output pins with $t_{BIT(TXD)} = 200 \text{ ns}$	STB = 0, RL = 60Ω , CL=100pF, CRXD =15pF, see Figure 8-6	155		210	ns
t _{bit(rxd)}	Bit time on RXD output pins with $t_{BIT(TXD)} = 500 \text{ ns}$	STB = 0, RL = 60Ω , CL=100pF, CRXD =15pF, see Figure 8-6	400		550	ns
t _{bit(rxd)}	Bit time on RXD output pins with $t_{BIT(TXD)} = 200 \text{ ns}$	STB = 0, RL = 60Ω , CL=100pF, CRXD =15pF, see Figure 8-6	120		220	ns
t _{rec}	Receiver timing symmetry with t _{BIT(TXD)} = 500ns	STB = 0, RL = 60Ω , CL=100pF, CRXD =15pF, see Figure 8-6	-65		40	ns
t _{rec}	Receiver timing symmetry with t _{BIT(TXD)} = 200ns	STB = 0, RL = 60Ω , CL=100pF, CRXD =15pF, see Figure 8-6	-45		15	ns




7.7. Typical Operating Characteristics and Waveforms

Over recommended operating conditions, $T_A = -40^{\circ}$ C to 125°C (unless otherwise noted).










CA-IF1042Lx V1.1, 2023/08/30





Shanghai Chipanalog Microelectronics Co., Ltd.

8. Parameter Measurement Information







Figure 8-1 Transmitter Test Circuit and Timing Diagram
















Figure 8-5 Transmitting Dominant Timeout Timing Diagram




Figure 8-6 CAN FD Timing Parameter Measurement






Figure 8-7 Driver Short Circuit Current Test Circuit and Measurement

CHIPANALOG

CA-IF1042Lx V1.1, 2023/08/30

9. Detailed Description

Shanghai Chipanalog Microelectronics Co., Ltd.

The CA-IF1042Lx family of devices is fault-protected Controller Area Network (CAN) transceiver, meets the ISO11898-2 (2016) high speed CAN physical layer standard. These devices are designed for harsh industrial and automotive applications with a number of integrated robust protection features set that improve the reliability of end equipment. All devices are fault protected up to ±42V for the bus pins, making them ideal for applications where overvoltage protection is required. A common-mode voltage range of ±30V enables communication in noisy environments where there are ground plane differences between different systems. Dominant timeout prevents the bus from being blocked by a hung-up microcontroller, and the outputs CANH and CANL are short-circuit current-limited and protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs in a high-impedance state.

A separate input V_{IO} allows the CA-IF1042LVx devices to communicate with logic systems down to 3.0V while operating up to a +5.5V bus supply. This provides a reduced input voltage threshold to the TXD and STB inputs, and provides a logic-high output at RXD compatible with the microcontroller's supply rail. The logic compatibility eliminates external logic level translator and longer propagation delay due to level shifting. Connect V_{IO} to V_{CC} to operate with +5V logic systems.

The CA-IF1042Lx devices can operate up to 5Mbps data rate and support CAN FD. However, the maximum data rate is limited by the bus loading, number of nodes, cable length etc. factors, for CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum data rate, number of nodes often lower than the theoretical value.

9.1. CAN Bus Status

The CAN bus has two states: dominant and recessive. In the dominant state (a zero bit, used to determine message priority), CANH-CANL are defined to be logic '0' when the voltage across them is between +1.5V and +3V (higher than 0.9V). In the recessive state (a 1-bit and the state of the idle bus), the driver is defined to be logic '1' when differential voltage is between - 120mV and +12mV, or when it is near zero(lower than 0.5V), see *Figure 9-1* for the bus logic state voltage definition.




Figure. 9-1 Bus Logic State Voltage Definition

9.2. Receiver

The receiver of CA-IF1042Lx family of devices includes a main receiver to support normal bi-directional communication and a low-power receive channel to monitor the bus line and detect the wakeup event on the bus line during standby mode. In normal operation (STB = low), the main receiver reads the differential input from the bus line (CANH and CANL) and transfers this data as a single-ended output RXD to the CAN controller. The internal comparator senses the difference voltage $V_{DIFF} = (V_{CANH}-V_{CANL})$, with respect to an internal threshold of 0.7V. If $V_{DIFF} > 0.9V$, a logic-low is present on RXD; If $V_{DIFF} < 0.5V$, a logic-high is present. The CANH and CANL common-mode range is ±30V in normal mode. See *Figure 9-2* for the receiver input bias circuit.

Drive the STB pin high or leave it open for standby mode, in this case, the main receiver is disabled and the low-power receive channel is enabled. This switches the receiver to a low current and low-speed state. The bus line is monitored by a low-power differential comparator to detect and recognize a wakeup event on the bus line. RXD is logic High until a valid wake-up is received. Once a valid remote wake-up event occurred, RXD transition to logic Low.

RXD is a logic-high when CANH and CANL are shorted or terminated and un-driven in both normal mode and standby mode, see *Table 9-1* for more details about the receiver truth table.



DEVICE MODE	$V_{ID} = V_{CANH} - V_{CANL}$	BUS STATE	RXD
	V _{ID} ≥0.9V	Dominant	Low
Normal STB = Low	0.5V < V _{ID} <0.9V	Indeterminate	Indeterminate
STB = LOW	$V_{ID} \le 0.5V$	Recessive	High
Standby	V _{ID} > 1.15V	Dominant	Low if a remote wake event occurred, otherwise output High.
STB = High or open	0.4V < V _{ID} <1.15V	Indeterminate	Indeterminate
	$V_{ID} \le 0.4V$	Recessive	High
Any	Open (V _{ID} ≈ 0V)	Open	High

Table 9-1 Receiver Truth Table




Figure. 9-2 Receiver Input/Transmitter Output Bias Circuit

9.3. Transmitter

In normal operation (STB = Low), the transmitter converts a single-ended input signal (TXD) from the local CAN controller to differential outputs for the bus lines CANH and CANL. The truth table for the transmitter is provided in *Table 9-2*. The CA-IF1042Lx family of devices protects the transmitter output stage against a short-circuit to a positive or negative voltage by limiting the driver current. Thermal shutdown further protects the devices from excessive temperatures that may result from a short circuit. The transmitter returns to normal operation once the short is removed and the junction temperature drops at least the thermal shutdown hysteresis temperature below the thermal shutdown temperature of the device.

Drive the STB pin high for standby mode, the transmitter is disabled and put the bus in high-impedance with internal weak pull-down to ground, see *Figure 9-2*.

INPUT		TXD LOW TIME		νUT		
STB	TXD		CANH	CANL	BUS STATE	
	Low	< t _{DOM}	High	Low	Dominant	
Low	Low	> t _{DOM}	V _{cc} /2	V _{cc} /2	Recessive	
	High or Open	Х	V _{cc} /2	V _{cc} /2	Recessive	
High or Open	Х	Х	High-Z	High-Z	Weak pull-down to GND	

Table 9-2 Transmitter Truth Table (When Not Connected to the Bus)

X = Don't care



9.4. Protection Functions

9.4.1. Undervoltage Lockout

The CA-IF1042LVx devices have undervoltage detection on V_{CC} supply terminal, the CA-IF1042LVS-Q1 devices also feature undervoltage detection on V_{IO} supply terminal, that place the device in protected mode during an undervoltage event on V_{CC} or/and V_{IO} , see *Table 9-3* and Table 9-4.

For the CA-IF1042LS-Q1, if the supply voltage V_{CC} is less than V_{UN_VCC} , will put the device into protected state and leave the bus in high-impedance as shown in *Table 9-3*. Once an undervoltage condition is cleared on V_{CC} and the supply voltage has returned to a valid level, the devices transition to normal mode after the t_{ONTXD} time has expired. The host controller should not attempt to send or receive messages until the t_{ONTXD} time has expired.

V _{cc}	DEVICE STATE	BUS OUTPUT	RXD
N/	STB=V _{CC} ,Standby	Weak pull-down to GND	High until valid wake-up is received
> V _{uv_vcc}	STB=V _{CC} , Normal	Per TXD	Mirrors Bus
	STB=V _{CC} , Standby	Weak pull-down to GND	High until valid wake-up is received
<vuv_vcc &="">Vuv_vcc_sd</vuv_vcc>	STB=V _{CC} , Protected mode	Weak pull-down to GND	Recessive
< V _{uv_vcc_sd}	Protected mode	High Impedance	High Impedance

Table 9-3 CA-IF1042LS-Q1 Undervo	oltage Lockout
----------------------------------	----------------

For the CA-IF1042LVS-Q1 devices, see *Table 9-4* for the undervoltage lockout status. Once the undervoltage condition is cleared and the supply voltage has returned to a valid level, the devices transition to normal mode after the t_{MODE} time has expired. The host controller should not attempt to send or receive messages until the t_{MODE} time has expired.

Table 9-4 CA-IF1042LV-Q1 Undervoltage Lockout							
V _{cc}	V _{IO}	DEVICE STATE	BUS OUTPUT	RXD			
> V _{UV_VCC}	> V _{UV_I0}	Standby (STB = high)	Weak pull-down to GND	High until valid wake-up is received			
		Normal (STB = low)	Per TXD	Mirrors Bus			
	S.V.	Standby (STB = high)	Weak pull-down to GND	High until valid wake-up is received			
< V _{UV_VCC}	> V _{uv_lo}	Protected mode (STB = low)	Weak pull-down to GND	Recessive			
X1	< V _{UV_10}	Protected mode	High Impedance	High Impedance			

X = Don't care

9.4.2. Fault Protection

The CA-IF1042Lx devices has an internal ±42V overvoltage protection circuit on the driver output and receiver input to protect the devices from accidental shorts between a local power supply and the data lines of the transceivers. This level of protection is present whether the transceiver is powered or un-powered.

9.4.3. Thermal Shutdown

If the junction temperature of the devices exceeds the thermal shutdown threshold T_{TSD} (185°C), the device turns off the CAN driver circuits thus blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops at least the thermal shutdown hysteresis temperature below the thermal shutdown threshold.

9.4.4. Current-Limit

The CA-IF1042Lx protect the transmitter output stage against a short-circuit to a positive or negative voltage by limiting the driver current. However, this will cause large supply current and dissipation. Thermal shutdown further protects the devices from excessive temperatures that may result from a short circuit. The transmitter returns to normal operation once the short is removed.



9.4.5. Transmitter-Dominant Timeout

The CA-IF1042Lx family of devices features a transmitter-dominant timeout (t_{DOM}) that prevents erroneous CAN controllers from clamping the bus to a dominant level by maintaining a continuous low TXD signal. When TXD remains in the dominant state (low) for greater than t_{DOM} , the transmitter is disabled, releasing the bus to a recessive state (see *Figure 9-3*). After a dominant timeout fault, the transmitter is re-enabled when receiving a rising edge at TXD. The transmitter-dominant timeout limits the minimum possible data rate to 4kbps.




Figure 9-3 Transmitter-Dominant Timeout Protection

9.4.6. Unpowered Device

The device is designed to be 'ideal passive' or 'no load' to the CAN bus if it is unpowered. The bus terminals (CANH, CANL) have extremely low leakage currents when the device is unpowered to avoid loading down the bus.

9.4.7. Floating Terminals

These devices have internal pull-up on critical terminals to place the device into known states if the terminals float. The TXD terminal is pulled up to V_{CC} or V_{IO} to force a recessive input level if the terminal floats. The pin STB is also pulled up to force the device into standby mode if the terminal floats.

9.5. Operating Mode

All devices have two operating modes: normal mode and standby mode. Operating mode selection is made via the STB input.

CA-IF1042Lx V1.1, 2023/08/30

9.5.1. Normal Mode

Select the normal mode of devices operation by setting STB terminal to logic-low. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver translates a digital input on TXD to a differential output on CANH and CANL. The receiver translates the differential signal from CANH and CANL to a single-ended output on RXD.

9.5.2. Standby Mode

Drive STB pin high or leave it open for standby mode, which switches the transmitter off and disables the main receiver. The low-power receive channel is enabled and put the device to a low current and low-speed state. Thus the supply current is reduced during standby mode. The bus line is monitored by a low-power differential comparator to detect and recognize a wakeup event on the bus line, see *Table 9-5*.

STB	MODE	DRIVER	RECEIVER
Low	Normal	Enabled	Enabled
High or open	Standby	Disabled	Low-power receive channel is enabled and monitor the bus line.

Table	9-5	Operating	Mode
-------	-----	-----------	------

To improve the system operation reliability and to prevent false wake-up, the CA-IF1042Lx devices' receiver features wake-up timeout detection and filtered dominant wake-up detection according to the ISO 11898-2:2016 standard. This means, for a dominant or recessive to be considered, the bus must be kept in that state for more than the $t_{WK_{FILTER}}$ time. Also, for a remote wake-up event to successfully occur, a dominant bus level greater than $t_{WK_{FILTER}}$ must be detected and received by the low-power receive channel within the timeout value t $\leq t_{WK_{TIMEOUT}}$. Once the low-power receive channel detects a successful wake-up event, RXD pulls low. CAN controller can drive the STB low based on this wake-up signal from RXD for normal operation. RXD is high until a valid wake-up is received during standby mode, see Figure 9-4 for more details.




Figure 9-4 Wake-up Detection



10. Application Information

The CA-IF1042Lx CAN transceivers are typically used in applications with a host microprocessor or FPGA that includes the data link layer portion of the CAN protocol. Figure 10-1, Figure 10-2 show the typical application circuit for the CA-IF1042LS-Q1 and CA-IF1042LVS-Q1, in Figure 10-2, connect the V_{10} to the MCU logic-supply.




Figure 10-1 Typical Application Circuit for the CA-IF1042LS-Q1




Figure 10-2 Typical Application Circuit for the CA-IF1042LVS-Q1



Shanghai Chipanalog Microelectronics Co., Ltd.

All of the CA-IF1042Lx series devices can operate up to 5Mbps data rate. However, the maximum data rate is limited by the bus loading, number of nodes, cable length etc. For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum data rate, number of nodes often lower. The ISO11898 Standard specifies a maximum of 30 nodes. However, with careful design, and consider of high input impedance of the CA-IF1042Lx, designers can have many more nodes on the CAN bus.

In multidrop CAN applications, it is important to maintain a single linear bus of uniform impedance that is properly terminated at each end. A star, ring, or tree configuration should never be used. Any deviation from the end-to-end wiring scheme creates a stub. High-speed data edges on a stub can create reflections back down to the bus. These reflections can cause data errors by eroding the noise margin of the system. Although stubs are unavoidable in a multidrop system, care should be taken to keep these stubs as short as possible, especially when operating with high data rates. See *Figure 10-3*, the typical CAN bus operating circuit, termination can be used to absorb reflections. Termination may be a single 120Ω resistor at the end of the bus, either on the cable or in a terminating node; or split termination, the two 60Ω termination resistors in parallel may be used if filtering and stabilization of the common mode voltage of the bus is desired.






Figure 10-3 Typical CAN bus Network




SOIC8 Package Outline





RECOMMENDED LAND PATTERN



Note:

1. Controlling dimensions are in millimeters.

Figure 11-1 SOIC8 Package Outline

12. Soldering Temperature (reflow) Profile




Figure 12-1 Soldering	Temperature	(reflow) Profile
-----------------------	-------------	------------------


Table12-1	Soldering	Temperature	Parameter
-----------	-----------	-------------	-----------

Profile Feature	Pb-Free Assembly
Average ramp-up rate(217 $^\circ\!\!\mathbb{C}$ to Peak)	3°C/second max
Time of Preheat temp(from 150 $^\circ\!\mathrm{C}$ to 200 $^\circ\!\mathrm{C}$	60-120 second
Time to be maintained above 217 $^\circ\!\mathrm{C}$	60-150 second
Peak temperature	260 +5/-0 ℃
Time within 5 $^\circ \! \mathbb{C}$ of actual peak temp	30 second
Ramp-down rate	6 $^{\circ}C$ /second max.
Time from 25° C to peak temp	8 minutes max




13. Tape and Reel Information

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
К0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions	are	nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	KO (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IF1042LS-Q1	SOIC8	S	8	2500	330	12.4	6.40	5.40	2.10	8.00	12.00	Q1
CA-IF1042LVS-Q1	SOIC8	S	8	2500	330	12.4	6.40	5.40	2.10	8.00	12.00	Q1

CHIPANALOG

CA-IF1042Lx V1.1, 2023/08/30

Shanghai Chipanalog Microelectronics Co., Ltd.

14. Appendix

ISO 11898-2:2016			CA-IF1042-Q1 Datasheet			
Parameter	Note	Symbol	Parameter			
HS-PMA dominant output characteristics	I					
Single ended voltage on CAN_H	Vcan_h					
Single ended voltage on CAN_L	VCAN_L	Vo(dom)	dominant output voltage			
Differential voltage on normal bus load						
Differential voltage on effective resistance during arbitration	VDiff	VOD(DOM)	dominant differential output voltage			
Optional: Differential voltage on extended bus load range						
HS-PMA driver symmetry						
Driver symmetry	Vsym	Vsym	transmitter voltage symmetry			
Maximum HS-PMA driver output current						
Absolute current on CAN_H	ICAN_H					
Absolute current on CAN_L	ICAN_L	- Ios(ss_dom)	dominant short-circuit output current			
HS-PMA recessive output characteristics, bus biasing active/inact	tive					
Single ended output voltage on CAN_H	Vcan_h					
Single ended output voltage on CAN_L	VCAN_L	VO(REC)	recessive output voltage			
Differential output voltage	VDiff	VOD(REC)	recessive differential output voltage			
Optional HS-PMA transmit dominant timeout	I					
Transmit dominant timeout, long						
Transmit dominant timeout, short	tdom tdom	tdom	TXD dominant time-out time			
HS-PMA static receiver input characteristics, bus biasing active/ir	nactive					
		V_{DIFF_D}	Receiver dominant/recessive stat			
Recessive state differential input voltage range	VDiff	V _{DIFF_R}	differential input voltage range in norm			
Dominant state differential input voltage range		V _{DIFF_D(STB)} V _{DIFF_R(STB)}	/standby mode			
HS-PMA receiver input resistance (matching)		/ _ /				
Differential internal resistance	RDiff	Rdiff	differential input resistance			
Single and d internal resistance	Rcan_h	D	input resistance			
Single ended internal resistance	RCAN_L	R _{IN}				
Matching of internal resistance	m _R	Rdiff(m)	input resistance deviation			
HS-PMA implementation loop delay requirement						
Loop delay	tLoop	tloop2	delay time from TXD HIGH to RXD HIGH			
	CLOOP	tloop1	delay time from TXD LOW to RXD LOW			
Optional HS-PMA implementation data signal timing requirement Mbit/s up to 5 Mbit/s	nts for use with	bit rates abov	e 1 Mbit/s up to 2 Mbit/s and above 2			
Transmitted recessive bit width @ 2 Mbit/s / @ 5 Mbit/s, intended	d tBit(Bus)	tbit(BUS)	transmitted recessive bit width			
Received recessive bit width @ 2 Mbit/s / @ 5 Mbit/s	tBit(RXD)	tbit(RXD)	bit time on pin RXD			
Receiver timing symmetry @ 2 Mbit/s / @ 5 Mbit/s	Δt_{Rec}	ΔtRec	receiver timing symmetry			
HS-PMA maximum ratings of $V_{\text{CAN}_{-}\text{H}}, V_{\text{CAN}_{-}\text{L}}$ and V_{Diff}						
Maximum rating V _{Diff}	VDiff	V(DIFF)	voltage between pin CANH and pin CANL			
General maximum rating V_{CAN_H} and V_{CAN_L}	Vcan_h	V(BUS)	voltage on CANH, CANL pin			
Optional: Extended maximum rating VCAN_H and VCAN_L	VCAN_L	. (= 00)				



Table. 14-1 Comparison Table of Parameter Symbols in ISO11898-2:2016 Standard and CA-IF1042-Q1 Datasheet (continued)

ISO 11898-2:2016			CA-IF1042-Q1 Datasheet			
Parameter	Symbol	Parameter				
HS-PMA maximum leakage currents on CAN_H and CAN_L, unpowered						
kage current on CAN_H, CAN_L		Ilkg	leakage current			
HS-PMA bus biasing control timings						
CAN activity filter time, long	+	t wk filter	bus dominant wake-up time bus			
CAN activity filter time, short	tFilter		recessive wake-up time			
Wake-up timeout, short	+ ,	t _{wk_timeout}	bus wake-up time-out time			
Wake-up timeout, long	t Wake					
Timeout for bus inactivity	tSilence	tdto	bus silence time-out time			
Bus Bias reaction time	tBias	tontxd	delay time from bus active to bias or from bias to active			

CHIPANALOG

CA-IF1042Lx V1.1, 2023/08/30

Shanghai Chipanalog Microelectronics Co., Ltd.

15. Important Statement

The above information is for reference only and used for helping Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

Trademark information

Chipanalog Inc.[®] and Chipanalog[®] are registered trademarks of Chipanalog.



http://www.chipanalog.com