

# CA-IS302x Low-Power Bidirectional I<sup>2</sup>C Isolators

## 1. Features

- **Bidirectional Data Transfer from DC to 2.0MHz**
- **Robust Galvanic Isolation of Digital Signals**
  - High lifetime: >40 years
  - Withstands up to 3.75kV<sub>RMS</sub> (narrow-body package) and 5kV<sub>RMS</sub> (wide-body packages) isolation rating for 60s ( $V_{ISO}$ )
  - Narrow-body and wide-body Packages (4mm or 8mm Creepage and Clearance)
  - $\pm 150 \text{ kV}/\mu\text{s}$  typical CMTI
  - Schmitt trigger inputs for high noise immunity
  - High electromagnetic immunity and withstands  $\pm 10 \text{ kV}$  surge
  - $\pm 8 \text{ kV}$  Human Body Model ESD Protection
- **3.0V to 5.5V Wide Supply Operation**
- **Wide Operating Temperature Range: -40°C to 125°C**
- **RoHS-Compliant Packages**
  - Narrow-body SOIC8-NB(S) package
  - Wide-body SOIC8-WB(G) package
  - Wide-body SOIC16-WB(W) package
- **Open-drain Outputs**
  - 3.5mA Side A sink current capability
  - 35mA Side B sink current capability
- **Safety Regulatory Approvals**
  - VDE certification according to DIN EN IEC60747-17(VDE 0884-17):2021-10
  - UL certification according to UL1577
  - CQC certification according to GB4843.1-2022

## 2. Applications

- I<sup>2</sup>C, SMBus, PMBus™ Interfaces
- Motor control systems
- Medical Equipment
- Battery Management
- Instrumentation

## 3. General Description

The CA-IS302x devices are complete dual-channel, galvanic digital isolators with up to 3.75kV<sub>RMS</sub> (narrow-body package)/5kV<sub>RMS</sub> (wide-body package) isolation rating and  $\pm 150 \text{ kV}/\mu\text{s}$  typical CMTI. All device versions have Schmitt trigger inputs for high noise immunity and each isolation channel has a logic input and output buffer separated by capacitive silicon dioxide (SiO<sub>2</sub>) insulation barrier to provide high electromagnetic immunity and low EMI. These devices feature high-integration design and only require fewer external components,  $V_{DDA}$ ,  $V_{DDB}$  bypass capacitors and pull-up resistors, to build an isolated I<sup>2</sup>C interface.


This family of devices operates from DC to 2.0MHz. The CA-IS3020 offers two bidirectional, open-drain channels for applications, such as multi-master I<sup>2</sup>C, that require data and clock to be transmitted in both directions on the same line. The CA-IS3021 provides an isolated I<sup>2</sup>C compatible interface supporting master mode only, with a unidirectional clock (SCL), and bidirectional data (SDA). All devices feature independent 3.0V to 5.5V supplies on each side of the isolator and the logic levels are set independently on either side by  $V_{DDA}$  and  $V_{DDB}$ . A simplified block diagram for a single CA-IS302x bidirectional channel is shown in the figure below.

The CA-IS302x series of devices are specified over -40°C to +125°C operating temperature range and are available in 8-pin SOIC narrow body package, 8-pin SOIC wide body package and 16-pin SOIC wide body package. The wide temperature range and high isolation voltage make the devices ideal for use in harsh industrial environments.

### Device information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CA-IS3020 CA-IS3021	SOIC8(S)	4.90mm × 3.90 mm
	SOIC8-WB(G)	5.85 mm × 7.50 mm
	SOIC16-WB(W)	10.30 mm × 7.50 mm

CA-IS302x functional block diagram



#### 4. Ordering Information

Table. 4-1 Ordering Information

Part Number	# of Bidirectional Channels	# of Unidirectional Channels	Rated Voltage ( $V_{RMS}$ )	Default Output	Package
CA-IS3020S	2	0	3.75	Open drain	SOIC8
CA-IS3020G	2	0	5.0	Open drain	SOIC8-WB
CA-IS3020W	2	0	5.0	Open drain	SOIC16-WB
CA-IS3021S	1	1	3.75	Open drain	SOIC8
CA-IS3021G	1	1	5.0	Open drain	SOIC8-WB
CA-IS3021W	1	1	5.0	Open drain	SOIC16-WB

## Contents

<b>1. Features .....</b>	<b>1</b>	
<b>2. Applications.....</b>	<b>1</b>	
<b>3. General Description .....</b>	<b>1</b>	
<b>4. Ordering Information.....</b>	<b>2</b>	
<b>5. Revision History .....</b>	<b>3</b>	
<b>6. Pin Configuration and Description .....</b>	<b>4</b>	
<b>7. Specifications .....</b>	<b>6</b>	
7.1.    Absolute Maximum Ratings <sup>1</sup> .....	6	
7.2.    ESD Ratings.....	6	
7.3.    Recommended Operating Conditions .....	6	
7.4.    Thermal Information .....	7	
7.5.    Power Ratings.....	7	
7.6.    Insulation Specifications .....	8	
7.7.    Safety-Related Certifications .....	9	
7.8.    Electrical Characteristics .....	10	
7.9.    Supply Current Characteristics .....	11	
7.10.    Timing Requirements .....	11	
<b>8. Parameter Measurement Information .....</b>	<b>13</b>	
<b>9. Detailed Description .....</b>	<b>14</b>	
9.1.    Overview .....	14	
9.2.    Functional Block Diagrams.....	14	
9.3.    Device Operation Modes .....	15	
<b>10. Application Information .....</b>	<b>15</b>	
10.1.    Overview .....	15	
10.2.    Typical Application .....	16	
<b>11. Package Information .....</b>	<b>17</b>	
11.1.    8-Pin Narrow Body SOIC Package .....	17	
11.2.    8-Pin Wide Body SOIC Package .....	18	
11.3.    16-Pin Wide Body SOIC Package .....	19	
<b>12. Soldering Temperature (reflow) Profile .....</b>	<b>20</b>	
<b>13. Tape and Reel Information .....</b>	<b>21</b>	
<b>14. Important statement.....</b>	<b>22</b>	

## 5. Revision History

Revision Number	Description	Revision Date	Page Changed
Version 1.00	N/A		N/A
Version 1.01	Change POD and Tape information	2023/02/09	18,19,20,22
Version 1.02	Update VDE information	2023/09/13	8,9
Version 1.03	Update VDE, UL, CQC, TUV information Update the test conditions of V <sub>IOSM</sub>	2024/04/13	1,8,9

## 6. Pin Configuration and Description




Figure. 6-1 CA-IS3020/CA-IS3021 SOIC-8 and SOIC8-WB Top View

Table. 6-1 CA-IS3020S/CA-IS3020G pin Description

Pin name	Pin number	Type	Description
VDDA	1	Power	Power supply for side A.
SDAA	2	Digital I/O	Bidirectional data input/output on side A. SDAA is translated to/from SDAB and is an open-drain output.
SCLA	3	Digital I/O	Bidirectional clock input/output on side A. SCLA is translated to/from SCLB and is an open-drain output.
GNDA	4	Ground	Ground reference for side A.
GNDB	5	Ground	Ground reference for side B.
SCLB	6	Digital I/O	Bidirectional clock input/output on side B. SCLB is translated to/from SCLA and is an open-drain output.
SDAB	7	Digital I/O	Bidirectional data input/output on side B. SDAB is translated to/from SDAA and is an open-drain output.
VDBB	8	Power	Power supply for side B.

Table. 6-2 CA-IS3021S/C-IS3021G pin Description

Pin name	Pin number	Type	Description
VDDA	1	Power	Power supply for side A.
SDAA	2	Digital I/O	Bidirectional data input/output on side A. SDAA is translated to/from SDAB and is an open-drain output.
SCLA	3	Digital I/O	Clock input on side A. SCLA is translated to SCLB.
GNDA	4	Ground	Ground reference for side A.
GNDB	5	Ground	Ground reference for side B.
SCLB	6	Digital I/O	Clock output on side B. SCLB is translated from SCLA and is an open-drain output.
SDAB	7	Digital I/O	Bidirectional data input/output on side B. SDAB is translated to/from SDAA and is an open-drain output.
VDBB	8	Power	Power supply for side B.




Figure. 6-2 CA-IS3020/CA-IS3021 SOIC16-WB Top View

Table. 6-3 CA-IS3020W pin Description

Pin name	Pin number	Type	Description
GNDA	1, 7	Ground	Ground reference for side A.
NC	2, 4, 8	--	No connect. Do not connect these pins externally.
VDDA	3	Power	Power supply for side A.
SDAA	5	Digital I/O	Bidirectional data input/output on side A. SDAA is translated to/from SDAB and is an open-drain output.
SCLA	6	Digital I/O	Bidirectional clock input/output on side A. SCLA is translated to/from SCLB and is an open-drain output.
GNDB	9, 16	Ground	Ground reference for side B.
NC	10, 13, 15	--	No connect. Do not connect these pins externally.
SCLB	11	Digital I/O	Bidirectional clock input/output on side B. SCLB is translated to/from SCLA and is an open-drain output.
SDAB	12	Digital I/O	Bidirectional data input/output on side B. SDAB is translated to/from SDAA and is an open-drain output.
VDDB	14	Power	Power supply for side B.

Table. 6-4 CA-IS3021W pin Description

Pin name	Pin number	Type	Description
GNDA	1, 7	Ground	Ground reference for side A.
NC	2, 4, 8	--	No connect. Do not connect these pins externally.
VDDA	3	Power	Power supply for side A.
SDAA	5	Digital I/O	Bidirectional data input/output on side A. SDAA is translated to/from SDAB and is an open-drain output.
SCLA	6	Digital I/O	Clock input on side A. SCLA is translated to SCLB.
GNDB	9, 16	Ground	Ground reference for side B.
NC	10, 13, 15	--	No connect. Do not connect these pins externally.
SCLB	11	Digital I/O	Clock output on side B. SCLB is translated from SCLA and is an open-drain output.
SDAB	12	Digital I/O	Bidirectional data input/output on side B. SDAB is translated to/from SDAA and is an open-drain output.
VDDB	14	Power	Power supply for side B.

## 7. Specifications

### 7.1. Absolute Maximum Ratings<sup>1</sup>

Parameters	Minimum Value	Maximum Value	Unit
V <sub>DDA</sub> , V <sub>DDB</sub>	-0.5	6.0	V
SDAA, SCLA	-0.5	V <sub>DDA</sub> +0.5 <sup>3</sup>	V
SDAB, SCLB	-0.5	V <sub>DDB</sub> +0.5 <sup>3</sup>	V
I <sub>OA</sub>	-20	20	mA
I <sub>OB</sub>	-100	100	mA
T <sub>J</sub>		150	°C
T <sub>STG</sub>	-65	150	°C

**Notes:**

- The stresses listed under "Absolute Maximum Ratings" are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.
- All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GNDA or GNDB) and are peak voltage values.
- The maximum voltage must not exceed 6 V.

### 7.2. ESD Ratings

Parameters	Numerical value	Unit
V <sub>ESD</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>1</sup>	±8000
	Charged device model (CDM), per JEDEC Specification JESD22-C101, all pins <sup>2</sup>	±2000

**Notes:**

- Per JEDEC document JEP155, 500V HBM allows safe manufacturing of standard ESD control process.
- Per JEDEC document JEP157, 250V HBM allows safe manufacturing of standard ESD control process.

### 7.3. Recommended Operating Conditions

Parameters	Minimum Value	Maximum Value	Unit
V <sub>DDA</sub> , V <sub>DDB</sub>	3.0	5.5	V
V <sub>SDDA</sub> , V <sub>VSCLA</sub>	0	V <sub>DDA</sub>	V
V <sub>SDDB</sub> , V <sub>VSCLB</sub>	0	V <sub>DDB</sub>	V
V <sub>ILA</sub>	0	0.5	V
V <sub>IHA</sub>	0.7xV <sub>DDA</sub>	V <sub>DDA</sub>	V
V <sub>ILB</sub>	0	0.3xV <sub>DDB</sub>	V
V <sub>IHB</sub>	0.7xV <sub>DDB</sub>	V <sub>DDB</sub>	V
I <sub>OLA</sub>	0.5	3.5	mA
I <sub>OLB</sub>	0.5	35	mA
C <sub>A</sub>		40	pF
C <sub>B</sub>		400	pF
f <sub>MAX</sub> <sup>1</sup>		2	MHz
T <sub>A</sub>	-40	125	°C
T <sub>J</sub>	-40	150	°C

**Note:**

- This maximum signal transmission rate is the maximum signal frequency at the maximum bus capacitance load and the maximum pull-down current. If the capacitance load is smaller, a higher signal transmission rate is possible.

**7.4. Thermal Information**

Thermal Metric	CA-IS302x			Unit
	W(SOIC-16)	G(SOIC-8)	S(SOIC-8)	
R <sub>θJA</sub> Junction-to-ambient thermal resistance	86.5	92.3	109.0	°C/W

**7.5. Power Ratings**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	Unit
P <sub>D</sub> Maximum power dissipation (both sides)	V <sub>DDA</sub> = V <sub>DDB</sub> = 5.5 V, T <sub>J</sub> = 150 °C, C <sub>A</sub> = 40 pF, C <sub>B</sub> =			86	mW
P <sub>DA</sub> Maximum power dissipation (side-A)	400 pF; Input a 1-MHz 50% duty cycle clock signal			34	mW
P <sub>DB</sub> Maximum power dissipation (side-B)				52	mW

## 7.6. Insulation Specifications

Parameters	Test conditions	Value			Unit
		W	G	S	
CLR External clearance	Shortest terminal-to-terminal distance through air	8	8	4	mm
CPG External creepage	Shortest terminal-to-terminal distance across the package surface	8	8	4	mm
DTI Distance through the insulation	Minimum internal gap (internal clearance)	28	28	28	μm
CTI Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>600	>600	>600	V
Material group	In accordance with IEC 60664-1	I	I	I	
IEC 60664-1 over-voltage category	Rated mains voltage ≤ 150 V <sub>RMS</sub>	I-IV	I-IV	I-IV	
	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-IV	I-IV	I-IV	
	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	I-IV	N/A	
	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I-III	I-III	N/A	
<b>DIN V VDE V 0884-17:2021-10<sup>1</sup></b>					
V <sub>IORM</sub> Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	1414	566	V <sub>PK</sub>
V <sub>IOWM</sub> Maximum operating isolation voltage	AC voltage; time-dependent dielectric breakdown (TDDB) test	1000	1000	400	V <sub>RMS</sub>
	DC voltage	1414	1414	566	V <sub>DC</sub>
V <sub>IOTM</sub> Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t=60 s (certified); V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t=1 s (100% product test)	7070	7070	5300	V <sub>PK</sub>
V <sub>IOSM</sub> Maximum surge isolation voltage <sup>2</sup>	Test method in accordance with IEC 62368-1, 1.2/50 μs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> (certified, G/W) V <sub>TEST</sub> = 1.3 × V <sub>IOSM</sub> (certified, S)	8000	8000	5000	V <sub>PK</sub>
q <sub>pd</sub> Apparent charge <sup>3</sup>	Method a, after input/output safety test of the sub-category 2/3, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤5	≤5	≤5	pC
	Method a, after environmental test of the sub-category 1, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.6 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤5	≤5	≤5	
	Method b1, routine test (100% production test) and preprocessing (sample test) V <sub>ini</sub> = 1.2 × V <sub>IOTM</sub> , t <sub>ini</sub> = 1 s; V <sub>pd(m)</sub> = 1.875 × V <sub>IORM</sub> , t <sub>m</sub> = 1 s (certified, G/W) V <sub>pd(m)</sub> = 1.5 × V <sub>IORM</sub> , t <sub>m</sub> = 1 s (certified, S)	≤5	≤5	≤5	
C <sub>IO</sub> Barrier capacitance, input to output <sup>4</sup>	V <sub>IO</sub> = 0.4 × sin (2πft), f = 1 MHz	~0.5	~0.5	~0.5	pF
R <sub>IO</sub> Isolation resistance <sup>4</sup>	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	>10 <sup>12</sup>	>10 <sup>12</sup>	Ω
	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	>10 <sup>11</sup>	>10 <sup>11</sup>	>10 <sup>11</sup>	
	V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	>10 <sup>9</sup>	>10 <sup>9</sup>	>10 <sup>9</sup>	
Contaminant level		2	2	2	
<b>UL 1577</b>					
V <sub>ISO</sub> Maximum isolation voltage	V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60 s (certified) V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t = 1 s (100% production test)	5000	5000	3750	V <sub>RMS</sub>

## Notes:

- This coupler is suitable for “safe electrical insulation” only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- Devices are immersed in oil during surge characterization.
- The characterization charge is discharging charge (pd) caused by partial discharge.
- Capacitance and resistance are measured with all pins on field-side and logic-side tied together.

## 7.7. Safety-Related Certifications

VDE	UL	CQC
Certified according to DIN EN IEC60747-17(VDE 0884-17):2021-10; EN IEC60747-17:2020+AC:2021	Certified according to UL 1577 Component Recognition Program	Certified according to GB4943.1-2011 and GB 8898-2011
Maximum transient isolation voltage: 5300V <sub>pk</sub> (SOIC8-NB), 7070V <sub>pk</sub> (SOIC8-WB) and 7070V <sub>pk</sub> (SOIC16-WB) Maximum repetitive peak isolation voltage: 566V <sub>pk</sub> (SOIC8-NB), 1414V <sub>pk</sub> (SOIC8-WB) and 1414V <sub>pk</sub> (SOIC16-WB) Maximum surge isolation voltage: 5000V <sub>pk</sub> (SOIC8-NB), 8000V <sub>pk</sub> (SOIC8-WB) and 8000V <sub>pk</sub> (SOIC16-WB)	SOIC8: 3750 V <sub>RMS</sub> ; SOIC8-NB: 5000 V <sub>RMS</sub> ; SOIC8-WB: 5000 V <sub>RMS</sub> ;	SOIC8-WB: Reinforced insulation (Altitude ≤ 5000 m)
Basic insulation Certificate number: 40052786 Reinforced insulation Certificate number: 40057278	Certificate number: E511334	Certificate number: CQC23001406424

**7.8. Electrical Characteristics**

Over recommended operating conditions, unless otherwise specified

Parameters	Test conditions	Minimum Value	Typical Value	Maximum Value	Unit
<b>Side A</b>					
$V_{ILTA}$	Logic low input threshold (SDAA and SCLA)		470	500	520
$V_{IHITA}$	Logic high input threshold (SDAA and SCLA)		500	560	620
$V_{HYSA}$	Voltage input hysteresis	$V_{IHITA} - V_{ILTA}$	40	60	80
$V_{OLA}$	Logic low output voltage (SDAA and SCLA) <sup>1</sup>	$0.5mA \leq (I_{SDAA} \text{ and } I_{SCLA}) \leq 3.5mA$	630	700	760
$\Delta V_{OITA}$	Logic-low output voltage to logic-high input voltage threshold difference (SDAA and SCLA) <sup>1, 2</sup>	$0.5mA \leq (I_{SDAA} \text{ and } I_{SCLA}) \leq 3.5mA$	100		mV
<b>Side B</b>					
$V_{ILTB}$	Logic low input threshold (SDAB and SCLB)		1.13	1.33	1.53
$V_{IHITB}$	Logic low output voltage (SDAB and SCLB)		1.55	1.75	1.97
$V_{HYSB}$	Voltage input hysteresis	$V_{IHITB} - V_{ILTB}$	0.30	0.42	0.54
$V_{OLB}$	Logic-low output voltage (SDAB and SCLB)	$0.5mA \leq (I_{SDAB} \text{ and } I_{SCLB}) \leq 3.5mA$		0.4	V
<b>Both Sides</b>					
$ I_L $	Input leakage currents, SDAA, SCLA, SDAA, and SCLA	$V_{SDAA} = V_{SCLA} = VDDA$ $V_{SDAB} = V_{SCLB} = VDDB$		1	$\mu A$
$C_I$	Input capacitance to local ground (SDA1, SCL1, SDA2, and SCL2)			3	pF
CMTI	Common mode transient immunity	see Figure 8-3	100	150	kV/ $\mu s$
$V_{DDUV}$	VDD_Undervoltage-lockout threshold <sup>3</sup>		1.95	2.24	2.53

**Notes:**

1. This parameter apply to the CA-IS3020 (SDAA, SCLA) and CA-IS3021 SDAA bidirectional lines only.
2.  $\Delta V_{OITA} = V_{OLA} - V_{IHITA}$ . This is the minimum difference between logic-low output voltage and a logic-high input voltage.
3. Any  $V_{DD}$  voltage on both side, less than the minimum will ensure device lockout.  $VDD$  voltage on both side A and side B greater than the maximum will prevent device lockout.

## 7.9. Supply Current Characteristics

Over recommended operating conditions, unless otherwise specified, see Figure 8-1 for more information.

Parameters	Test conditions		Minimum Value	Typical Value	Maximum Value	Unit
<b>3 V ≤ V<sub>DDA</sub>, V<sub>DDB</sub> ≤ 3.6 V</b>						
CA-IS3020	V <sub>SDAA</sub> = V <sub>SCLA</sub> = GNDA; V <sub>SDAB</sub> = V <sub>SCLB</sub> = GNDB; R1 = R2 = OPEN; C1 = C2 = OPEN	I <sub>DDA</sub>	4.9	5.7		mA
		I <sub>DDB</sub>	4.7	5.2		
CA-IS3021	V <sub>SDAA</sub> = V <sub>SCLA</sub> = V <sub>DDA</sub> ; V <sub>SDAB</sub> = V <sub>SCLB</sub> = V <sub>DDB</sub> ; R1 = R2 = OPEN; C1 = C2 = OPEN	I <sub>DDA</sub>	2.4	2.8		mA
		I <sub>DDB</sub>	2.2	2.6		
CA-IS3021	V <sub>SDAA</sub> = V <sub>SCLA</sub> = GNDA; V <sub>SDAB</sub> = V <sub>SCLB</sub> = GNDB; R1 = R2 = OPEN; C1 = C2 = OPEN	I <sub>DDA</sub>	2.9	4.4		mA
		I <sub>DDB</sub>	2.4	3.7		
CA-IS3020	V <sub>SDAA</sub> = V <sub>SCLA</sub> = V <sub>DDA</sub> ; V <sub>SDAB</sub> = V <sub>SCLB</sub> = V <sub>DDB</sub> ; R1 = R2 = OPEN; C1 = C2 = OPEN	I <sub>DDA</sub>	1.7	2.6		mA
		I <sub>DDB</sub>	1.8	2.8		
<b>4.5 V ≤ V<sub>DDA</sub>, V<sub>DDB</sub> ≤ 5.5V</b>						
CA-IS3020	V <sub>SDAA</sub> = V <sub>SCLA</sub> = GNDA; V <sub>SDAB</sub> = V <sub>SCLB</sub> = GNDB; R1 = R2 = OPEN; C1 = C2 = OPEN	I <sub>DDA</sub>	5.0	5.7		mA
		I <sub>DDB</sub>	4.7	5.2		
CA-IS3021	V <sub>SDAA</sub> = V <sub>SCLA</sub> = V <sub>DDA</sub> ; V <sub>SDAB</sub> = V <sub>SCLB</sub> = V <sub>DDB</sub> ; R1 = R2 = OPEN; C1 = C2 = OPEN	I <sub>DDA</sub>	2.4	2.8		mA
		I <sub>DDB</sub>	2.2	2.6		
CA-IS3021	V <sub>SDAA</sub> = V <sub>SCLA</sub> = GNDA; V <sub>SDAB</sub> = V <sub>SCLB</sub> = GNDB; R1 = R2 = OPEN; C1 = C2 = OPEN	I <sub>DDA</sub>	3.0	4.5		mA
		I <sub>DDB</sub>	2.5	3.8		
CA-IS3020	V <sub>SDAA</sub> = V <sub>SCLA</sub> = V <sub>DDA</sub> ; V <sub>SDAB</sub> = V <sub>SCLB</sub> = V <sub>DDB</sub> ; R1 = R2 = OPEN; C1 = C2 = OPEN	I <sub>DDA</sub>	1.8	2.7		mA
		I <sub>DDB</sub>	1.9	2.9		

## 7.10. Timing Requirements

		Minimum Value	Typical Value	Maximum Value	Unit
t <sub>SP</sub>	Input noise filter	10	25		ns

**7.11. Switching Characteristics****over recommended operating conditions, unless otherwise specified**

Parameters	Test conditions	Minimum Value	Typical Value	Maximum Value	Unit
<b><math>3 \text{ V} \leq (V_{DDA}, V_{DDB}) \leq 3.6 \text{ V}</math></b>					
$t_{fA}$ Fall Time(SDAA, SCLA)	See figure 8-1 R1 = 953Ω C1 = 40pF	A side input from $0.7xV_{DDA}$ to $0.3xV_{DDA}$	18	23	28
		A side input from $0.9xV_{DDA}$ to 900mV	32	40	48
$t_{fB}$ Fall Time (SDAB, SCLB)	See figure 8-1 R2 = 95.3Ω C2 = 400pF	B side input from $0.7xV_{DDB}$ to $0.3xV_{DDB}$	12	16	20
		B side input from $0.9xV_{DDB}$ to 400mV		30	60
$t_{PLHAB}$ Propagation Delay, Side A to Side B	See figure 8-1 R1 = 953Ω R2 = 95.3Ω C1 = C2 = 10pF	A side input = 0.55V to B side output = $0.7xV_{DDA}$		100	135
$t_{PHLAB}$ Propagation Delay, Side A to Side B		A side input = 0.7V to B side output = 0.4V		100	130
$PWD_{AB}$ Pulse Width Distortion		$ t_{PHLAB} - t_{PLHAB} $		7	30
$t_{PLHBA}^1$ Propagation Delay, Side B to Side A		B side input = $0.4xV_{DDB}$ to A side output = $0.7xV_{DDA}$		80	100
$t_{PHLBA}^1$ Propagation Delay, Side B to Side A		B side input = $0.4xV_{DDB}$ to A side output = 0.9V		90	120
$PWD_{BA}^1$ Pulse Width Distortion		$ t_{PHLBA}^1 - t_{PLHBA}^1 $		5	20
$t_{LOOPA}^1$ Loop propagation delay on Side A	See figure 8-2 R1 = 953Ω C1 = 40pF R2 = 95.3Ω C2 = 400pF	A side input = 0.4V to A side output = $0.3xV_{DDA}$		200	220
<b><math>4.5 \text{ V} \leq (V_{DDA}, V_{DDB}) \leq 5.5 \text{ V}</math></b>					
$t_{fA}$ Fall Time(SDAA, SCLA)	See figure 8-1 R1 = 1430Ω C1 = 40pF	A side input from $0.7xV_{DDA}$ to $0.3xV_{DDA}$	10	12	14
		A side input from $0.9xV_{DDA}$ to 900mV	40	50	60
$t_{fB}$ Fall Time (SDAB, SCLB)	See figure 8-1 R2 = 143Ω C2 = 400pF	B side input from $0.7xV_{DDB}$ to $0.3xV_{DDB}$	8	10	12
		B side input from $0.9xV_{DDB}$ to 400mV	20	28	36
$t_{PLHAB}$ Propagation Delay, Side A to Side B	See figure 8-1 R1 = 1430Ω R2 = 143Ω C1 = C2 = 10pF	A side input = 0.55V to B side output = $0.7xV_{DDA}$		100	120
$t_{PHLAB}$ Propagation Delay, Side A to Side B		A side input = 0.7V to B side output = 0.4V		70	90
$PWD_{AB}$ Pulse Width Distortion		$ t_{PHLAB} - t_{PLHAB} $		30	45
$t_{PLHBA}^1$ Propagation delay, side B to side A		B side input = $0.4xV_{DDB}$ to A side output = $0.7xV_{DDA}$		110	130
$t_{PHLBA}^1$ Propagation delay, Side B to side A		B side input = $0.4xV_{DDB}$ to A side output = 0.9V		100	150
$PWD_{BA}^1$ Pulse Width Distortion		$ t_{PHLBA}^1 - t_{PLHBA}^1 $		8	20
$t_{LOOPA}^1$ Loop propagation delay on side A	See figure 8-2 R1 = 1430Ω C1 = 40pF R2 = 143Ω C2 = 400pF	A side input = 0.4V to A side output = $0.3xV_{DDA}$		210	230

**Note:**

1. This parameter apply to the CA-IS3020 (SDAA, SCLA) and CA-IS3021(SDAA) bidirectional lines only.

## 8. Parameter Measurement Information




Figure. 8-1 Test Circuit




Figure. 8-2  $t_{LOOPA}$  Test Circuit and Timing Diagram




Figure. 8-3 Common-Mode Transient Immunity Test Circuit

## 9. Detailed Description

### 9.1. Overview

The CA-IS302x family of devices is complete dual-channel, bidirectional galvanic digital isolators with up to  $3.75\text{kV}_{\text{RMS}}$  (narrow-body package) or  $5\text{kV}_{\text{RMS}}$  (wide-body package) isolation rating and  $\pm 150\text{kV}/\mu\text{s}$  typical CMTI. All devices have Schmitt trigger inputs for high noise immunity and each isolation channel has logic input and output buffer separated by capacitive silicon dioxide ( $\text{SiO}_2$ ) insulation barrier. The CA-IS3020 offers two bidirectional, open-drain channels for applications, such as multi-master I<sup>2</sup>C, that require data and clock to be transmitted in both directions on the same line. The CA-IS3021 provides an isolated I<sup>2</sup>C compatible interface supporting master mode only, with a unidirectional clock (SCL), and bidirectional data (SDA). All devices can support up to 2.0MHz operating frequency and feature independent 3.0V to 5.5V supplies ( $V_{\text{DDA}}$  and  $V_{\text{DDB}}$ ) on each side of the isolator to setup the logic levels independently on either side, see *Table 9-1* for the CA-IS302x key features.

The CA-IS302x family are specified over the -40°C to +125°C operating temperature range. The wide temperature range and high isolation voltage make the devices ideal for use in harsh industrial environments.

**Table 9-1 Key Features**


PART NUMBER	CHANNEL DIRECTION	RATED ISOLATION <sup>1</sup>	MAXIMUM FREQUENCY
CA-IS3020	Bidirectional(SCL)	Narrow-body package: $3750\text{V}_{\text{RMS}}, 5300\text{ V}_{\text{PK}}$ Wide-body package: $5000\text{V}_{\text{RMS}}, 7071\text{ V}_{\text{PK}}$	2.0MHz
	Bidirectional(SDA)		
CA-IS3021	Unidirectional(SCL) Bidirectional(SDA)		

**Note:**

- For more details, please see the *Insulation Specifications* table.

### 9.2. Functional Block Diagrams

Compared with inductive isolation, the CA-IS302x devices based on capacitive isolation can get low power at high frequency operation, reduces propagation delay and jitter, and provide good immunity to magnetic fields. See *Figure 9-1* and *Figure 9-2* the CA-IS302x function block diagram for more details. To build the bidirectional signal path, the CA-IS302x integrated two unidirectional isolated signal lines for each bidirectional line. All of output channels provide open-drain output to comply with the standard I<sup>2</sup>C interface. Side A is designed to connect to the low capacitance I<sup>2</sup>C node with up to 40pF of load capacitance, while side B is designed for connecting to a fully loaded I<sup>2</sup>C bus with up to 400 pF of load capacitance.



**Figure. 9-1 The CA-IS3020 Block Diagram**




Figure. 9-2 The CA-IS3021 Block Diagram

### 9.3. Device Operation Modes

Table 9-2 lists the CA-IS302x functional modes. For optimal performance, ensure that the load capacitance on side A ( $C_A$ ) is  $\leq 40\text{pF}$ , and the load capacitance on side B ( $C_B$ ) is  $\leq 400\text{pF}$ . The maximum static output loading on side A is 3.5mA, while on side B, the maximum static output current is 35mA. For the bidirectional isolation channels, to prevent latch-up action, the A-side outputs comprise special buffers that regulate the logic-low voltage at approximately 700mV, and the maximum input logic-low voltage is 400mV. The internal comparator with hysteresis determines whether the logic-low level comes from the input or output based on the logic-low voltages at SDAA and SCLA pins. This prevents an output logic-low on side A from being accepted as an input low and subsequently transmitted to side B; thus preventing a latching action. The B side features conventional buffers that do not regulate logic-low output voltage. A logic-low on one side causes the corresponding pin on the other side to be pulled low while avoiding data latching within the device.

The  $V_{DDA}$  and  $V_{DDB}$  supplies are both internally monitored for undervoltage conditions with 1.95V minimum threshold and 2.53V maximum threshold. Undervoltage events can occur during power-up, power-down, or during normal operation due to a sagging supply voltage. When an undervoltage event is detected on either of the supplies ( $V_{DDA} \leq 1.95\text{V}$  or/and  $V_{DDB} \leq 1.95\text{V}$ ), all bidirectional outputs become high-impedance and are pulled high by the external pullup resistor on the open-drain outputs.

Table 9-2 Truth Table<sup>1</sup>

POWER STATE	INPUT	OUTPUT
$V_{DDA}$ or $V_{DDB} < 1.95\text{V}$	X	Hi-Z
$V_{DDA}$ and $V_{DDB} > 2.53\text{V}$	L	L
$V_{DDA}$ and $V_{DDB} > 2.53\text{V}$	H	Hi-Z
$V_{DDA}$ and $V_{DDB} > 2.53\text{V}$	Hi-Z <sup>2</sup>	Indeterminate

**Notes:**

1. X = don't care; H = high level; L = low level; Hi-Z = high impedance.
2. Invalid input condition as an I<sup>2</sup>C system requires that a pull-up resistor to VDD\_ is connected on the bus.

## 10. Application Information

### 10.1. Overview


The Inter IC (I<sup>2</sup>C) bus is a simple, 2-wire bus for communication between different ICs (system controller, remote sensor, actuator etc. circuitry). 2-wire interfaces use only a data line (SDA) and a clock line (SCL) and allow to connect multiple slaves on the same bus without needing chip-select signals. Because 2-wire interfaces have only one data line, they can operate in half-duplex mode only, this means data can only be transmitted or received on a given cycle, also, the data line should be bidirectional. For the multi-master I<sup>2</sup>C applications, both data and clock lines need to transmit in both directions on the same line. The CA-IS302x family of digital isolators offers two bidirectional channels (CA-IS3020) or one unidirectional channel for clock and one

bidirectional channel for data (CA-IS3021), is ideal for use in I<sup>2</sup>C bus to provide the required isolation between different ground potentials of the system circuitry to prevent ground loop currents that otherwise may falsify the acquired data. The I<sup>2</sup>C bus can operate in Standard mode, Fast mode, or High-speed mode, with maximum data rates of 100kbps (Standard mode), 400kbps (Fast mode), 1.7Mbps (High-speed mode with C<sub>bus</sub> = 400pF). The CA-IS302x digital isolators can support up to 2.0MHz operating frequency, thus can support most of I<sup>2</sup>C communication applications.


## 10.2. Typical Application

The CA-IS302x isolation ICs provide complete galvanic isolation between two power domains, protecting circuits from high common-mode transients and faults, eliminating ground loops. These devices do not require special power-supply sequencing, the logic levels are set independently on either side by V<sub>DDA</sub> and V<sub>DDB</sub>. The SDA<sub>A</sub>, SCL<sub>A</sub>, SDA<sub>B</sub>, SCL<sub>B</sub> pins have open-drain outputs, requiring pull-up resistors to their respective supplies for logic-high outputs. The output low voltages are guaranteed for sink currents of up to 35mA for side B, and 3.5mA for side A. So the minimum pullup resistors on the input lines must be selected in such a way that input current drawn is ≤ 3.5mA on side A and output current drawn is ≤ 35mA on side B. The maximum pull-up resistors on the input lines and output lines depend on the load and rise time requirements on the respective lines.

To reduce ripple and the chance of introducing data errors, bypass V<sub>DDA</sub> and V<sub>DDB</sub> with at least 0.1μF low-ESR ceramic capacitors to GND<sub>A</sub> and GND<sub>B</sub> respectively. Place the bypass capacitors as close to the power supply input pins as possible. Figure 10-1 and Figure 10-2 show typical operating circuit of the CA-IS3020 and CA-IS3021.



**Figure. 10-1 The CA-IS3020 typical application circuit**




**Figure. 10-2 The CA-IS3021 typical application circuit**


## 11. Package Information

### 11.1. 8-Pin Narrow Body SOIC Package


The following diagrams provide the package details and the recommended land pattern details for the CA-IS302x digital isolator in 8-pin narrow body SOIC package. All values for the dimensions are shown in millimeters.



TOP VIEW



RECOMMENDED LAND PATTERN



FRONT VIEW




LEFT SIDE VIEW

**Note:**


1. All dimensions are in millimeters, angles are in degrees.

## 11.2. 8-Pin Wide Body SOIC Package


The following diagrams provide the package details and the recommended land pattern details for the CA-IS302x digital isolator in 8-pin wide body SOIC package. All values for the dimensions are shown in millimeters.




TOP VIEW



RECOMMENDED LAND PATTERN



FRONT VIEW




LEFT SIDE VIEW

### Note:


1. All dimensions are in millimeters, angles are in degrees.

### 11.3. 16-Pin Wide Body SOIC Package


The following diagrams provide the package details and the recommended land pattern details for the CA-IS302x digital isolator in 16-pin wide body SOIC package. All values for the dimensions are shown in millimeters.




TOP VIEW



RECOMMENDED LAND PATTERN



FRONT VIEW



LEFT SIDE VIEW

**Note:**

1. All dimensions are in millimeters, angles are in degrees.

## 12. Soldering Temperature (reflow) Profile





Figure. 12-1 Soldering Temperature (reflow) Profile

Table 12-1 Soldering Temperature Parameter


Profile Feature	Pb-Free Assembly
Average ramp-up rate(217°C to Peak)	3°C /second max
Time of Preheat temp(from 150°C to 200°C)	60-120 second
Time to be maintained above 217°C	60-150 second
Peak temperature	260°C +5/-0°C
Time within 5°C of actual peak temp	30 second
Ramp-down rate	6°C/second max.
Time from 25°C to peak temp	8 minutes max

### 13. Tape and Reel Information

#### REEL DIMENSIONS




#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IS3020S	SOIC	S	8	2500	330	12.4	6.40	5.40	2.10	8.00	12.00	Q1
CA-IS3020G	SOIC	G	8	1000	330	16.4	11.95	6.15	3.20	16.00	16.00	Q1
CA-IS3021S	SOIC	S	8	2500	330	12.4	6.40	5.40	2.10	8.00	12.00	Q1
CA-IS3021G	SOIC	G	8	1000	330	16.4	11.95	6.15	3.20	16.00	16.00	Q1
CA-IS3020W	SOIC	W	16	1000	330	16.4	10.90	10.70	3.20	12.00	16.00	Q1
CA-IS3021W	SOIC	W	16	1000	330	16.4	10.90	10.70	3.20	12.00	16.00	Q1

#### 14. Important statement

The above information is for reference only and used for helping Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

#### Trademark information

Chipanalog Inc.<sup>®</sup> and Chipanalog<sup>®</sup> are registered trademarks of Chipanalog.



<http://www.chipanalog.com>