

CA-IS305x 5kV_{RMS} Isolated CAN Transceivers

1 Features

- **Meets the ISO 11898-2 physical layer standards**
- **Integrated protection increases robustness**
 - 3.75kV_{RMS} and 5kV_{RMS} withstand isolation voltage for 60s (galvanic isolation)
 - ±150kV/μs typical CMTI
 - ±58V fault-tolerant CANH and CANL
 - ±30V extended common-mode input range (CMR)
 - Transmitter dominant timeout prevents lockup, data rates down to 5.5kbps
 - Thermal shutdown
- **Date rate is up to 1Mbps**
- **Low loop delay: 150ns (typical), 210ns (maximum)**
- **2.5V to 5.5V I/O voltage range, supports 2.7V, 3V, 3.3V and 5V CAN controller interface**
- **Ideal passive behavior when unpowered**
- **Wide operating temperature range: -40°C to 125°C**
- **Wide-body SOIC8 (G), SOIC16-WB(W) packages and small DUB8(U) package.**
- **Safety Regulatory Approvals**
 - VDE certification according to DIN EN IEC60747-17(VDE 0884-17):2021-10
 - UL certification according to UL1577
 - CQC certification according to GB4843.1-2022
 - TUV certification according to EN61010-1:2010+A1

2 Applications

- Industrial Controls
- Building Automation
- Security and Protection System
- Transportation
- Medical
- Telecom
- HVAC


3 General Description

The CA-IS305x family of devices is galvanically-isolated controller area network (CAN) transceiver that has superior isolation and CAN performance to meet the needs of the industrial applications. All devices of this family have the logic input and output buffers separated by a silicon oxide (SiO₂) insulation barrier that provides galvanic isolation. Isolation improves communication by breaking ground loops and reduces noise where there are large differences in ground potential between ports. Both the CA-IS3050 and the CA-IS3052 are available in wide-body SOIC8 and SOIC16, but offer different pinout; also, the CA-IS3050 is available in small SOP8 package(DUB8). The 16 pin SOIC(W) is the industry standard isolated CAN package while the 8 pin SOIC(G) and DUB8(U) are much smaller packages that further reduce the board space in addition to reduced components due to integration of isolation and CAN with protection features. The CA-IS3050U provides up to 3750V_{RMS} (60s) of galvanic isolation; The CA-IS3050G/W and CA-IS3052G/W provide up to 5000V_{RMS} (60s) of galvanic isolation.

These transceivers operate up to 1Mbps data rate and feature integrated protection for robust communication, including current limit, thermal shutdown, and the extended ±58V fault protection on the CAN bus for equipment where overvoltage protection is require. The dominant timeout detection prevents bus lockup caused by controller error or by a fault on the TXD input. These CAN receivers also incorporate an input common-mode range (CMR) of ±30V, exceeding the ISO 11898 specification of -2V to +7V. All devices operate over -40°C to +125°C temperature range.

Device information

Part Number	Package	Package size (nominal value)
CA-IS3050G	SOIC8-WB(G)	5.85 mm × 7.50 mm
CA-IS3052G		
CA-IS3050W	SOIC16-WB(W)	10.30 mm × 7.50 mm
CA-IS3052W		
CA-IS3050U	DUB8(U)	9.50 mm × 6.57 mm



4 Ordering Information

Table 4-1 Ordering Information

Part #	V _{CC1} (V)	V _{CC2} (V)	Data Rate (kbps)	Galvanic Isolation (V _{RMS})	Package
CA-IS3050G	2.5~5.5	4.5~5.5	1000	5000	SOIC8-WB
CA-IS3050W	2.5~5.5	4.5~5.5	1000	5000	SOIC16-WB
CA-IS3052G	2.5~5.5	4.5~5.5	1000	5000	SOIC8-WB
CA-IS3052W	2.5~5.5	4.5~5.5	1000	5000	SOIC16-WB
CA-IS3050U	2.5~5.5	4.5~5.5	1000	3750	DUB8

Contents

1	Features	1	8	Parameter Measurement Information	11
2	Applications	1	9	Detailed Description	14
3	General Description	1	9.1	Overview	14
4	Ordering Information	2	9.2	CAN Bus Status.....	14
5	Revision history	3	9.3	Receiver	14
6	Pin Configuration and Functions	4	9.4	Transmitter.....	14
6.1	CA-IS3050 Pin Configuration and Functions.....	4	9.5	Protection Functions.....	15
6.2	CA-IS3052 Pin Configuration and Functions.....	5	9.5.1	Signal Isolation and Protection	15
7	Specifications	6	9.5.2	Thermal Shutdown.....	15
7.1	Absolute Maximum Ratings ¹	6	9.5.3	Current-Limit.....	15
7.2	ESD Ratings.....	6	9.5.4	Transmitter-Dominant Timeout	15
7.3	Recommended Operating Conditions	6	10	Application Information	16
7.4	Thermal Information	7	11	Package Information	18
7.5	Insulation Specifications	7	12	Soldering Temperature (reflow) Profile	21
7.6	Safety-Related Certifications	8	13	Tape and Reel Information	22
7.7	Electrical Characteristics	9	14	Important Statement	23
7.8	Switching Characteristics.....	10			

5 Revision history

Revision Number	Description	Revised Date	Page Changed
Revision 0	initial version		N/A
Revision A	Update <i>ESD Ratings</i>		6
	Update <i>Insulation Specifications</i>		7
	Update <i>Electrical Characteristics</i> : Changed CMTI typical value to 150kV/μs Changed CMTI minimum value to 100kV/μs		7
Revision B	Update <i>Safety-Related Certifications</i>		8
Revision C	Added DUB8 package part		2
Revision D	Changed V _{ISO} and V _{ITOM} specs of the CA-IS3050U		7
Revision E	Updated <i>Tape and Reel Information</i> Added <i>Soldering Temperature Information</i>		21, 22
Revision F	Updated pin configuration of the CA-IS3050U		4
	Changed the fault protection voltage on the bus to ±58V		6
	Updated ESD HBM protection voltage		6
	Updated TXD input specs.		6
	Updated thermal shutdown temperature		6
	Changed the receiver output current to ±4mA		6
	Updated <i>Table 7.7 Electrical Characteristics</i>		9
	Updated <i>Table 7.8 Switching Characteristics</i>		10
	Removed <i>Figure. 8-12</i>		13
Updated the typical application circuit		16	
Version 1.00	N/A		N/A
Version 1.01	Updated DUB8 package outline		18

Version 1.02	Updated Table 9-2 Transmitter Truth Table		14
Version 1.03	Updated Figure10-2	2022/01/10	18
Version 1.04	Changed part with SOIC16-WB package: V_{IORM} to 1414V, V_{IOWM} AC RMS value to 1000V and DC value to 1414V.	2022/03/23	7
Version 1.05	Added V_{CC1} and V_{CC2} UVLO	2022/05/02	9
Version 1.06	Revised POD and Type reel information	2022/12/20	19,20,21,23
Version 1.07	Updated UVLO description and added upper and lower limit	2023/04/27	10
Version 1.08	Update VDE information	2023/11/13	7,9
Version 1.09	Update VDE, UL, CQC, TUV information Update the test conditions of V_{IOSM}	2024/04/16	1,7,9

6 Pin Configuration and Functions

6.1 CA-IS3050 Pin Configuration and Functions





Figure 6-1 CA-IS3050 Pin Configuration

Table 6-1 CA-IS3050 Pin Configuration and Description

Pin name	Pin number		Type	Description
	SOIC16	SOIC8/DUB8		
V_{CC1}	1	1	Power supply	Power supply input for the logic side. Bypass V_{CC1} to GND1 with a 0.1 μ F capacitor as close to the device as possible.
GND1	2, 7, 8	4	Ground	Logic side ground.
RXD	3	2	Digital I/O	Receiver output. RXD is high when the bus is in the recessive state. RXD is low when the bus is in the dominant state.
NC	4, 5, 11, 14	-	-	No connection, do not connect these pins and leave them open.
TXD	6	3	Digital I/O	Transmitter data input. CANH and CANL are in the dominant state when TXD is low. CANH and CANL are in the recessive state when TXD is high.
GND2	9, 10, 15	5	Ground	Bus side ground.
CANL	12	6	Differential I/O	Low-level CAN differential line.
CANH	13	7	Differential I/O	High-level CAN differential line.

V_{CC2}	16	8	Power supply	Power supply input for the bus side. Bypass V_{CC2} to GND2 with a 0.1 μ F capacitor as close to the device as possible.
-----------	----	---	--------------	--

6.2 CA-IS3052 Pin Configuration and Functions

Figure. 6-2 CA-IS3052 Pin Configuration
Table 6-2 CA-IS3052 Pin Configuration and Description

Pin name	Pin number		Type	Description
	SOIC16	SOIC8		
V_{CC1}	1	1	Power supply	Power supply input for the logic side. Bypass V_{CC1} to GND1 with 0.1 μ F capacitor as close to the device as possible.
GND1	2, 8	4	Ground	Logic side ground.
TXD	3	2	Digital I/O	Transmitter data input. CANH and CANL are in the dominant state when TXD is low. CANH and CANL are in the recessive state when TXD is high.
NC	4, 6, 7, 14	–	-	No connection, do not connect these pins, leave them open.
RXD	5	3	Digital I/O	Receiver output. RXD is high when the bus is in the recessive state. RXD is low when the bus is in the dominant state.
GND2	9, 10, 15	5	Ground	Bus side ground.
CANL	12	6	Differential I/O	Low-level CAN differential line.
CANH	13	7	Differential I/O	High-level CAN differential line.
V_{CC2}	11, 16	8	Power supply	Power supply input for the bus side. Bypass V_{CC2} to GND2 with 0.1 μ F capacitor as close to the device as possible.

7 Specifications

7.1 Absolute Maximum Ratings¹

Parameters		Minimum value	Maximum value	Unit
V _{CC1} or V _{CC2}	Power supply voltage ²	-0.5	6.0	V
TXD or RXD to GND1	Logic side voltage (RXD, TXD)	-0.5	V _{CC1} + 0.5 ³	V
CANH or CANL to GND2	Bus side voltage (CANH and CANL)	-58	58	V
Differential voltage between CANH and CANL				
I _O	Receiver output current	-15	15	mA
T _J	Junction temperature		150	°C
T _{STG}	Storage temperature range	-65	150	°C

Notes:

- The stresses listed under “Absolute Maximum Ratings” are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.
- All voltage values except differential I/O bus voltages are with respect to the local ground (GND1 or GND2) and are peak voltage values.
- Maximum voltage must not be exceed 6 V.

7.2 ESD Ratings

		Numerical value	Unit
V _{ESD} Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, bus pins to GND2	±8000	V
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all other pins ¹	±4000	
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ²	±1500	

Notes:

- Per JEDEC document JEP155, 500V HBM allows safe manufacturing of standard ESD control process.
- Per JEDEC document JEP157, 250V CDM allows safe manufacturing of standard ESD control process.

7.3 Recommended Operating Conditions

Parameters		MIN	TYP	MAX	Unit
V _{CC1}	Logic side power voltage	2.5	3.3	5.5	V
V _{CC2}	Bus side power voltage	4.5	5	5.5	V
V _I or V _{IC}	Voltage at bus pins (separately or common mode)	-30		30	V
V _{IH}	Input high voltage	Driver (TXD)			V
V _{IL}	Input low voltage	Driver (TXD)		0.3 x V _{CC1}	V
V _{ID}	Differential input voltage	-12		12	V
I _{OH}	High-level output current	Driver			mA
		Receiver		-4	
I _{OL}	Low-level output current	Driver		70	mA
		Receiver		4	
T _A	Ambient temperature	-40		125	°C
T _J	Junction temperature	-40		150	°C
P _D	Total power dissipation	V _{CC1} = 5.5V, V _{CC2} = 5.25V, T _A = 125°C, R _L =		200	mW
P _{D1}	Logic side power dissipation	60Ω, TXD input is 500 kHz, 50% duty		25	mW
P _{D2}	Bus side power dissipation	cycle square wave		175	mW
T _{J(shutdown)}	Thermal shutdown temperature ¹		190		°C

Note:

- Extended operation in thermal shutdown may affect device reliability.

7.4 Thermal Information

Heat meter		SOIC8-WB	SOIC16-WB	DUB8	Unit
$R_{\theta JA}$	Junction-to-ambient thermal resistance	110.1	86.5	73.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.7	49.6	63.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	66.4	49.7	43.0	°C/W
ψ_{JT}	Junction-to-top characterization parameter	16.0	32.3	27.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	64.5	49.2	42.7	°C/W

7.5 Insulation Specifications

Parameters		Test conditions	Value		Unit
			W/G	U	
CLR	External clearance ¹	Shortest terminal-to-terminal distance through air	8	6.1	mm
CPG	External creepage ¹	Shortest terminal-to-terminal distance across the package surface	8	6.8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	28	28	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>600	>600	V
	Material group	Per IEC 60664-1	I	I	
60664-1	Overvoltage category per IEC	Rated mains voltage $\leq 150 V_{RMS}$	I-IV	I-IV	
		Rated mains voltage $\leq 300 V_{RMS}$	I-IV	I-III	
		Rated mains voltage $\leq 600 V_{RMS}$	I-IV	N/A	
		Rated mains voltage $\leq 1000 V_{RMS}$	I-III	N/A	
DIN V VDE V 0884-17:2021-10					
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	566	V_{PK}
V_{IOWM}	Maximum operating isolation voltage	AC voltage; time-dependent dielectric breakdown (TDDB) test	1000	400	V_{RMS}
		DC voltage	1414	566	V_{DC}
V_{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, $t=60$ s (certified); $V_{TEST} = 1.2 \times V_{IOTM}$, $t=1$ s (100% product test)	7070	5300	V_{PK}
V_{IOSM}	Maximum surge isolation voltage ²	Test method per IEC 60065, 1.2/50 μs waveform, $V_{TEST} = 1.6 \times V_{IOSM}$ (qualification, SOIC16-WB and SOIC8-WB) $V_{TEST} = 1.3 \times V_{IOSM}$ (qualification, DUB8)	8000(CA-IS3052) 6250(CA-IS3050)	4070 (CA-IS3050)	V_{PK}
q_{pd}	Apparent charge ³	Method a, after input/output safety test of the subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10$ s	≤ 5	≤ 5	pC
		Method a, after environmental test of the subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10$ s (SOIC8-WB and SOIC16-WB) $V_{pd(m)} = 1.3 \times V_{IORM}$, $t_m = 10$ s (DUB8)	≤ 5	≤ 5	
		Method b1, at routine test (100% production test) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}$, $t_{ini} = 1$ s; $V_{pd(m)} = 1.875 \times V_{IORM}$, $t_m = 1$ s (certificated, SOIC8-WB and SOIC16-WB) $V_{pd(m)} = 1.5 \times V_{IORM}$, $t_m = 1$ s (certificated, DUB8)	≤ 5	≤ 5	

C_{IO}	Barrier capacitance, input to output ⁴	$V_{IO} = 0.4 \times \sin(2\pi ft)$, $f = 1 \text{ MHz}$	~0.5	~0.5	pF
R_{IO}	Isolation resistance ⁴	$V_{IO} = 500 \text{ V}$, $T_A = 25^\circ\text{C}$	$>10^{12}$	$>10^{12}$	Ω
		$V_{IO} = 500 \text{ V}$, $100^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	$>10^{11}$	$>10^{11}$	
		$V_{IO} = 500 \text{ V}$ at $T_S = 150^\circ\text{C}$	$>10^9$	$>10^9$	
	Pollution degree		2	2	
UL 1577					
V_{ISO}	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$, $t = 60 \text{ s}$ (qualification) $V_{TEST} = 1.2 \times V_{ISO}$, $t = 1 \text{ s}$ (100% production test)	5000	3750	V_{RMS}
Notes: <ol style="list-style-type: none"> This coupler is suitable for “safe electrical insulation” only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits. Devices are immersed in oil during surge characterization test. The characterization charge is discharging charge (pd) caused by partial discharge. Capacitance and resistance are measured with all pins on field-side and logic-side tied together. 					

7.6 Safety-Related Certifications

VDE	UL	CQC	TUV
Certified according to DIN EN IEC60747-17(VDE 0884-17):2021-10; EN IEC60747-17:2020+AC:2021	Certified according to UL 1577 Component Recognition Program	Certified according to GB4943.1-2011	Certified according to EN61010-1:2010+A1
CA-IS3052(W/G, reinforced isolation) Maximum transient isolation voltage: $7070V_{pk}$ Maximum repetitive peak isolation voltage: $1414V_{pk}$ Maximum surge isolation voltage: $8000V_{pk}$ CA-IS3050(W/G, basic isolation) (reinforced isolation, pending) Maximum transient isolation voltage: $7070V_{pk}$ Maximum repetitive peak isolation voltage: $1414V_{pk}$ Maximum surge isolation voltage: $6250V_{pk}$ CA-IS3050(U, basic isolation) Maximum transient isolation voltage: $5300V_{pk}$ Maximum repetitive peak isolation voltage: $566V_{pk}$ Maximum surge isolation voltage: $4070V_{pk}$	Isolation rating: SOIC8-WB: $5000 V_{RMS}$; SOIC16-WB: $5000 V_{RMS}$ DUB8: $3750V_{RMS}$	Reinforced insulation, (Altitude $\leq 5000 \text{ m}$)	Isolation rating: SOIC8-WB: $5000 V_{RMS}$; SOIC16-WB: $5000 V_{RMS}$ DUB8: $3750V_{RMS}$
Reinforced Certificate: 40057278 Basic Certificate: 40052786	Certificate number: E511334	Certificate number: CQC23001406424	CB Certificate number: AK505918190001

7.7 Electrical Characteristics

 over recommended operating conditions (unless otherwise noted). All typical values are at 25°C with $V_{CC1} = V_{CC2} = 5\text{ V}$.

Parameters		Test conditions	MIN	TYP	MAX	Unit	
Power supply voltage							
V_{CC1_UVLO+}	UVLO power up start up	V_{CC1}	1.95	2.24	2.375	V	
V_{CC1_UVLO-}	UVLO power drop reset	V_{CC1}	1.88	2.10	2.325		
V_{CC2_UVLO+}	UVLO power up start up	V_{CC2}	3.9	4.2	4.4		
V_{CC2_UVLO-}	UVLO power drop reset	V_{CC2}	3.8	4.0	4.25		
Power supply current							
I_{CC1}	Logic side power supply current	$V_I = 0\text{ V}$ or V_{CC1} , $V_{CC1} = 3.3\text{ V}$		1.8	2.8	mA	
		$V_I = 0\text{ V}$ or V_{CC1} , $V_{CC1} = 5\text{ V}$		2.3	3.6		
I_{CC2}	Bus side power supply current	Dominant	$V_I = 0\text{ V}$, $R_L = 60\ \Omega$	44	73	mA	
		Recessive	$V_I = V_{CC1}$	3	12		
Driver							
$V_{O(D)}$	Bus output voltage (dominant)	CANH	$V_I = 0\text{ V}$, $R_L = 60\ \Omega$; see <i>Figure 8-1</i> and <i>Figure 8-2</i> .	2.75	3.4	4.5	V
		CANL		0.5		2.25	
$V_{O(R)}$	Bus output voltage (recessive)		$V_I = 2\text{ V}$, $R_L = 60\ \Omega$; see <i>Figure 8-1</i> and <i>Figure 8-2</i> .	2	2.5	3	V
$V_{OD(D)}$	Differential output voltage (dominant)		$V_I = 0\text{ V}$, $R_L = 60\ \Omega$; see <i>Figure 8-1</i> , <i>Figure 8-2</i> and <i>Figure 8-3</i> .	1.5		3	V
			$V_I = 0\text{ V}$, $R_L = 45\ \Omega$; see <i>Figure 8-1</i> , <i>Figure 8-2</i> and <i>Figure 8-3</i> .	1.4		3	V
$V_{OD(R)}$	Differential output voltage (recessive)		$V_I = 3\text{ V}$, $R_L = 60\ \Omega$; see <i>Figure 8-1</i> and <i>Figure 8-2</i> .	-12		12	mV
			$V_I = 3\text{ V}$, no-load.	-0.5		0.05	V
$V_{OC(D)}$	Common mode output voltage (dominant)		See <i>Figure 8-7</i>	2	2.5	3	V
$V_{OC(pp)}$	Peak to peak common mode output voltage				0.3		V
I_{IH}	High-level input current, TXD input		$V_I = 2\text{ V}$			20	μA
I_{IL}	Low-level input current, TXD input		$V_I = 0.8\text{ V}$	-20			μA
$I_{OS(SS)}$	Short-circuit steady-state output current		TXD=Low, $V_{CANH} = -30\text{ V}$, CANL open; see <i>Figure 8-10</i> .	-105	-72		mA
			TXD=High, $V_{CANH} = 30\text{ V}$, CANL open; see <i>Figure 8-10</i> .		3	5	
			TXD=High, $V_{CANL} = -30\text{ V}$, CANH open; see <i>Figure 8-10</i> .	-5	-1.5		
			TXD=Low, $V_{CANL} = 30\text{ V}$, CANH open; see <i>Figure 8-10</i> .		90	105	
CMTI (Common Mode Transient Immunity)			$V_I = 0\text{ V}$ or V_{CC1} ; see <i>Figure 8-11</i> .	100	150		kV/ μs
Receiver							
V_{IT+}	Positive-going bus input threshold voltage		$-20\text{V} \leq V_{CM} \leq 20\text{V}$			0.9	V
V_{IT-}	Negative-going bus input threshold voltage			0.5			V
V_{IT+}	Positive-going bus input threshold voltage		$-30\text{V} \leq V_{CM} \leq -20\text{V}$			1.0	V
V_{IT-}	Negative-going bus input threshold voltage			0.4			V
V_{HYS}	Hysteresis voltage				120		mV
V_{OH}	High-level output voltage		$V_{CC1} = 5\text{ V}$, $I_{OH} = -4\text{ mA}$; see <i>Figure 8-6</i> .	$V_{CC1} - 0.8$		4.6	V
			$V_{CC1} = 5\text{ V}$, $I_{OH} = -20\ \mu\text{A}$; see <i>Figure 8-6</i> .	$V_{CC1} - 0.1$		5	
			$V_{CC1} = 3.3\text{ V}$, $I_{OH} = -4\text{ mA}$; see <i>Figure 8-6</i> .	$V_{CC1} - 0.8$		3.1	V
			$V_{CC1} = 3.3\text{ V}$, $I_{OH} = -20\ \mu\text{A}$; see <i>Figure 8-6</i> .	$V_{CC1} - 0.1$		3.3	

V _{OL}	Low-level output voltage	$I_{OL} = 4 \text{ mA}$; see <i>Figure 8-6</i> .	0.2	0.4	V
		$I_{OL} = 20 \text{ } \mu\text{A}$; see <i>Figure 8-6</i> .	0	0.1	
C _i	CANH or CANL input capacitance to ground	$V_{TXD} = 3\text{V}$, $V_i = 0.4 \times \sin(2\pi ft) + 2.5 \text{ V}$, $f = 1\text{MHz}$	20		pF
C _{ID}	Differential input capacitance	$V_{TXD} = 3\text{V}$, $V_i = 0.4 \times \sin(2\pi ft)$, $f = 1\text{MHz}$	10		pF
R _{IN}	CANH and CANL input capacitance	$V_{TXD} = 3\text{V}$	15	40	kΩ
R _{ID}	Differential input resistance	$V_{TXD} = 3\text{V}$	30	80	kΩ
R _{i(m)}	Input resistance matching $(1 - [R_{IN(CANH)} / R_{IN(CANL)}]) \times 100\%$	$V_{CANH} = V_{CANL}$	-5%	0%	5%
CMTI	Common mode transient immunity	$V_i = 0 \text{ V}$ or V_{CC1} ; see <i>Figure 8-11</i> .	100	150	kV/μs

7.8 Switching Characteristics

over recommended operating conditions (unless otherwise noted). All typical values are at 25°C with $V_{CC1} = V_{CC2} = 5 \text{ V}$.

Parameters		Test conditions	MIN	TYP	MAX	Unit
Device						
t _{loop1}	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	see <i>Figure 8-8</i> .	110		210	ns
t _{loop2}	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive		110		210	ns
Driver						
t _{PLH}	TXD propagation delay (recessive to dominant)	see <i>Figure 8-4</i> .		50		ns
t _{PHL}	TXD propagation delay (dominant to recessive)			65		
t _r	Differential driver output rise time			55		
t _f	Differential driver output fall time			60		
t _{TXD_DTO} ¹	TXD dominant timeout	$C_L = 100 \text{ pF}$; see <i>Figure 8-9</i> .	2	5	8	ms
Receiver						
t _{PLH}	RXD propagation delay (recessive to dominant)	see <i>Figure 8-6</i> .		105		ns
t _{PHL}	RXD Propagation delay (dominant to recessive)			75		
t _r	RXD Output signal rise time			5		
t _f	RXD Output signal fall time			5		
Note:						
1. The TXD dominant time out (t _{TXD_DTO}) disables the driver of the transceiver once the TXD has been dominant longer than (t _{TXD_DTO}) which releases the bus lines to recessive preventing a local failure from locking the bus dominant.						

8 Parameter Measurement Information




Figure. 8-1 Driver Voltage and Current Definition




Figure. 8-2 Bus Logic State Voltage Definition





Figure. 8-3 Driver V_{OD} with Common Mode Loading Test Circuit



Notes:

1. The input pulse is supplied by a generator with characteristics: PRR \leq 125 kHz, 50% duty cycle; rise time $t_r \leq 6$ ns, fall time $t_f \leq 6$ ns; $Z_0 = 50 \Omega$.
2. Load capacitance C_L includes external circuit (instrumentation and fixture etc.) capacitance.

Figure. 8-4 Transmitter Test Circuit and Timing Diagram





Figure. 8-5 Receiver Voltage and Current Definition



Notes:

1. The input pulse is supplied by a generator with characteristics: PRR $\leq 125 \text{ kHz}$, 50% duty cycle; rise time $t_r \leq 6 \text{ ns}$, fall time $t_f \leq 6 \text{ ns}$; $Z_o = 50 \Omega$.
2. Load capacitance C_L includes external circuit (instrumentation and fixture etc.) capacitance.

Figure. 8-6 Receiver Test Circuit and Timing Diagram




Figure. 8-7 Peak-to-Peak Output Voltage Test Circuit and Waveform





Figure. 8-8 TXD to RXD Loop Delay



Notes:

1. The input pulse is supplied by a generator with characteristics: PRR \leq 125 kHz, 50% duty cycle; rise time $t_r \leq 6$ ns, fall time $t_f \leq 6$ ns; $Z_0 = 50 \Omega$.
2. Load capacitance C_L includes external circuit (instrumentation and fixture etc.) capacitance.

Figure. 8-9 Transmitting Dominant Timeout Timing Diagram




Figure. 8-10 Driver Short Circuit Current Test Circuit and Measurement




Figure. 8-11 Common-Mode Transient Immunity Test Circuit

9 Detailed Description

9.1 Overview

The CA-IS305x isolated controller area network (CAN) transceivers provide up to 3.75kV_{RMS} (SOP8 package) and 5kV_{RMS} (WSOIC package) of galvanic isolation between the cable side (bus-side) of the transceiver and the controller side (logic-side). These devices feature up to 150 kV/μs common mode transient immunity, allow up to 1Mbps communication across an isolation barrier. Robust isolation coupled with high standoff voltage and increased speeds enables efficient communication in noisy environments, making them ideal for communication with the microcontroller in a wide range of applications such as solar inverters, circuit breakers, motor drives, PLC communication modules, telecom rectifiers, elevators, HVACs and EV charging infrastructures. Interfacing with CAN protocol controllers is simplified by the 2.5V to 5.5V wide supply voltage range (V_{CC1}) on the controller side of the device. This supply voltage sets the interface logic levels between the transceiver and controller. The supply voltage range for the CAN bus side of the device is 4.5V to 5.5V (V_{CC2}). The receiver input common-mode range is ±30V, exceeding the ISO 11898 specification of -2V to +7V, and the fault tolerant is up to ±58V. Dominant timeout prevents the bus from being blocked by a hung-up microcontroller, and the outputs CANH and CANL are short-circuit current-limited, protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs in a high-impedance state.

9.2 CAN Bus Status

The CAN bus has two states: dominant and recessive. In the dominant state (a zero bit, used to determine message priority), CANH-CANL are defined to be logic '0' when the voltage across them is between +1.5V and +3V (higher than 0.9V). In the recessive state (a 1-bit and the state of the idle bus), the driver is defined to be logic '1' when differential voltage is between -120mV and +12mV, or when it is near zero (lower than 0.5V). See *Figure 8-2*

9.3 Receiver

The receiver reads the differential input from the bus line (CANH and CANL) and transfers this data as a single-ended output RXD to the CAN controller. The internal comparator senses the difference voltage $V_{DIFF} = (V_{CANH} - V_{CANL})$, with respect to an internal threshold of 0.7V. If $V_{DIFF} > 0.9V$, a logic-low is present on RXD; If $V_{DIFF} < 0.5V$, a logic-high is present. The CANH and CANL common-mode range is ±30V in normal mode. RXD is a logic-high when CANH and CANL are shorted or terminated and un-driven. See *Table 9-1*.

Table 9-1 Receiver Truth Table

$V_{ID} = V_{CANH} - V_{CANL}$	BUS STATE	RXD
$V_{ID} \geq 0.9V$	Dominant	Low
$0.5V < V_{ID} < 0.9V$	Indeterminate	Indeterminate
$V_{ID} \leq 0.5V$	Recessive	High
Open ($V_{ID} \approx 0V$)	Open	High

9.4 Transmitter

The transmitter converts a single-ended input signal (TXD) from the local CAN controller to differential outputs for the bus lines CANH and CANL. The truth table for the transmitter is provided in *Table 9-2*.

Table 9-2 Transmitter Truth Table (When Not Connected to the Bus)

V_{CC1}	V_{CC2}	INPUT	TXD LOW TIME	OUTPUT		BUS STATE
		TXD		CANH	CANL	
Power up	Power up	Low	$< t_{TXD_DTO}$	High	Low	Dominant
		Low	$> t_{TXD_DTO}$	$V_{CC2}/2$	$V_{CC2}/2$	Recessive
		High or Open	X	$V_{CC2}/2$	$V_{CC2}/2$	Recessive
Power up	Power down	X	X	Hi-Z	Hi-Z	Hi-Z
Power down	Power up	X	X	$V_{CC2}/2$	$V_{CC2}/2$	Recessive

X = Don't care; Hi-Z = high impedance.

CANH and CANL outputs are short-circuit current limited and are protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs in a high-impedance state.

9.5 Protection Functions

9.5.1 Signal Isolation and Protection

The CA-IS305x devices integrated digital galvanic isolators using Chipanalog's capacitive isolation technology based on the ON-OFF keying (OOK) modulation scheme, allow data transmission between the controller side and cable side of the transceiver with different power domains. The driver outputs/receiver inputs are also protected from $\pm 8\text{kV}$ electrostatic discharge (ESD) to GND2 on the bus side, as specified by the Human Body Model (HBM).

9.5.2 Thermal Shutdown

If the junction temperature of the CA-IS305x device exceeds the thermal shutdown threshold $T_{J(\text{shutdown})}$ (190°C , typ.), the device turns off the CAN driver circuits thus blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops to normal operation temperature range of the device.

9.5.3 Current-Limit

The CA-IS305x protect the transmitter output stage against a short-circuit to a positive or negative voltage by limiting the driver current. However, this will cause large supply current and dissipation. Thermal shutdown further protects the devices from excessive temperatures that may result from a short circuit. The transmitter returns to normal operation once the short is removed.

9.5.4 Transmitter-Dominant Timeout

The CA-IS305x devices feature a transmitter-dominant timeout ($t_{\text{TXD_DTO}}$) that prevents erroneous CAN controllers from clamping the bus to a dominant level by maintaining a continuous low TXD signal. When TXD remains in the dominant state (low) for greater than $t_{\text{TXD_DTO}}$, the transmitter is disabled, releasing the bus to a recessive state. After a dominant timeout fault, the transmitter is re-enabled when receiving a rising edge at TXD. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. So the minimum transmitted data rate can be calculated as: $11 \text{ bits}/t_{\text{TXD_DTO}} = 11 \text{ bits} / 2\text{ms} = 5.5\text{kbps}$. The transmitter-dominant timeout limits the minimum possible data rate of the CA-IS305x to 5.5kbps.

10 Application Information

The CAN bus has been a very popular serial communication standard in the industry due to its excellent prioritization and arbitration capabilities. In systems with different voltage domains, isolation is typically used to protect the low voltage side from the high voltage side in case of any faults. The CA-IS305x family of devices is ideal for these kind of applications, see *Figure 10-1* the typical application circuit.




Figure. 10-1 Typical Application Circuit

These devices can operate up to 1Mbps data rate. However, the maximum data rate is limited by the bus loading, number of nodes, cable length etc. factors. For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum data rate, number of nodes often lower. The ISO11898 Standard specifies a maximum of 30 nodes. However, with careful design, and consider of high input impedance of the CA-IS305x, designers can have many more nodes on the CAN bus. The differential input resistance of the CA-IS305x is a minimum of 30k Ω . If 110 CA-IS305x transceivers are in parallel on a bus, this is equivalent to a 273 Ω differential load. That transceiver load of 273 Ω in parallel with the 60 Ω (the two 120 Ω termination resistors in parallel) gives a total 49 Ω load on the bus. The driver differential output of CA-IS305x devices is specified to provide at least 1.5V with a 60 Ω load, and additionally specified with a differential output of 1.4 V with a 45 Ω load. Therefore, the CA-IS305x theoretically can support over 110 transceivers on a single bus with design margin.

In multidrop CAN applications, it is important to maintain a single linear bus of uniform impedance that is properly terminated at each end. A star, ring, or tree configuration should never be used. Any deviation from the end-to-end wiring scheme creates a stub. High-speed data edges on a stub can create reflections back down to the bus. These reflections can cause data errors by eroding the noise margin of the system. Although stubs are unavoidable in a multidrop system, care should be taken to keep these stubs as short as possible, especially when operating with high data rates. See *Figure 10-2*, the typical CAN Bus Operating Circuit, termination may be a single 120Ω resistor at the end of the bus, either on the cable or in a terminating node; or split termination, the two 60Ω termination resistors in parallel may be used if filtering and stabilization of the common mode voltage of the bus is desired.

To ensure reliable operation at all data rates and supply voltages, a 0.1μF bypass capacitor is recommended at logic-side and bus-side supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. The PCB designer should follow some critical recommendations in order to get the best performance from the design. For the high-speed operating digital circuit boards, we recommend to use the standard FR-4 PCB material and a minimum of four layers is required to accomplish a low EMI PCB design. Layer order from top-to-bottom is: high-speed signal layer, ground plane, power plane, and low-frequency signal layer. Also, keep the input/output traces as short as possible, avoid using vias to make low-inductance paths for the signals.






Figure. 10-2 Typical CAN Bus Operating Circuit

11 Package Information


Wide-body SOIC8 Package Outline




TOP VIEW



RECOMMENDED LAND PATTERN



FRONT VIEW




LEFT SIDE VIEW


Note:

1. All dimensions are in millimeters, angles are in degrees.


Wide-body SOIC16 Package Outline




TOP VIEW



RECOMMENDED LAND PATTERN



FRONT VIEW




LEFT SIDE VIEW


Note:

1. All dimensions are in millimeters, angles are in degrees.


DUB8 Package Outline




TOP VIEW



RECOMMENDED LAND PATTERN



BOTTOM VIEW



LEFT SIDE VIEW

Note:

1. All dimensions are in millimeters, angles are in degrees.


12 Soldering Temperature (reflow) Profile



Figure. 12-1 Soldering Temperature (reflow) Profile

Table. 12-1 Soldering Temperature Parameter


Profile Feature	Pb-Free Assembly
Average ramp-up rate(217 °C to Peak)	3°C /second max
Time of Preheat temp(from 150 °C to 200 °C)	60-120 second
Time to be maintained above 217 °C	60-150 second
Peak temperature	260 +5/-0 °C
Time within 5°C of actual peak temp	30 second
Ramp-down rate	6 °C /second max.
Time from 25°C to peak temp	8 minutes max

13 Tape and Reel Information

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IS3050W	SOIC	W	16	1000	330	16.4	10.90	10.70	3.20	12.00	16.00	Q1
CA-IS3050G	SOIC	G	8	1000	330	16.4	11.95	6.15	3.20	16.00	16.00	Q1
CA-IS3052W	SOIC	W	16	1000	330	16.4	10.90	10.70	3.20	12.00	16.00	Q1
CA-IS3052G	SOIC	G	8	1000	330	16.4	11.95	6.15	3.20	16.00	16.00	Q1
CA-IS3050U	DUB	U	8	800	330	24.4	10.90	9.60	4.30	16.00	24.00	Q1

14 Important Statement

The above information is for reference only and intended to help Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

Trademark information

Chipanalog Inc.® and Chipanalog® are registered trademarks of Chipanalog.



<http://www.chipanalog.com>