

# CA-IF4888HS Bus-Polarity Correcting RS-485 Transceiver

## 1 Key Features

- Meets Requirements of TIA/EIA-485A Standard
- Bus-Polarity Correction Within 114ms ( $t_{FS-max}$ )
- Data Rate: 300kbps to 500kbps
- Supply Voltage: 3V to 5.5V
- Current-limiting Driver and Thermal Shutdown Function
- Bus I/O ESD Protection:
  - $\pm 30kV$  HBM
  - $\pm 8kV$  IEC 61000-4-2 Contact Discharge
- 1/8 Unit Load (Up to 256 Nodes on a Bus)
- Operating Temperature Range:  $-40^{\circ}C$  to  $125^{\circ}C$
- Common Mode Voltage Range:  $\pm 15V$
- Fault Protection Range:  $\pm 30V$
- Low Power Current:  $960\mu A$  (max.) @ Receive Mode
- Standby Current:  $< 5\mu A$
- Narrow-Body SOIC8 Package

## 2 Applications

- Industrial Automation
- HVAC Systems
- DMX512-Networks
- Process Control
- Battery-Powered Applications
- Motion Control

- Telecom Equipment

## 3 Description


The CA-IF4888HS is a low-power RS-485 transceiver with automatic bus-polarity correction. Upon hot plug-in, the device detects and corrects the bus polarity within the first 114ms ( $t_{FS-max}$ ) of bus idling. This device can extend the common mode voltage range to  $\pm 15V$ , and the fault protection range to  $\pm 30V$ . Therefore, this device is suitable for long cable applications. The bus pins are robust to electrostatic discharge (ESD) events, with high levels of protection to human-body model (HBM), and contact discharge specifications.

The CA-IF4888HS is available in a narrow-body SOIC8 package, which is suitable for space-constrained applications. This device is specified over ambient free-air temperature range of  $-40^{\circ}C$  to  $125^{\circ}C$ .

### Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CA-IF4888HS	SOIC8 (S)	3.9mm × 4.9mm

### Typical Network Application With Polarity Correction



**4 Ordering Guide****Table 4-1 Ordering Guide for Valid Ordering Part Number**

Part Number	Full/Half-Duplex	Function	Date Rate (kbps)	Package
CA-IF4888HS	Half-Duplex	Automatic bus-polarity correction	500	SOIC8 (S)

## Table of Contents

<b>1</b>	<b>Key Features .....</b>	<b>1</b>	<b>9</b>	<b>Detailed Description .....</b>	<b>12</b>
<b>2</b>	<b>Applications.....</b>	<b>1</b>	9.1	Overview .....	12
<b>3</b>	<b>Description .....</b>	<b>1</b>	9.2	Device Function Mode .....	12
<b>4</b>	<b>Ordering Guide .....</b>	<b>2</b>	9.2.1	Driver .....	12
<b>5</b>	<b>Revision History .....</b>	<b>3</b>	9.2.2	Receiver .....	12
<b>6</b>	<b>Pin Descriptions and Functions.....</b>	<b>4</b>	9.3	Bus Polarity Correction .....	13
<b>7</b>	<b>Specifications.....</b>	<b>5</b>	<b>10</b>	<b>Application and Implementation .....</b>	<b>15</b>
7.1	Absolute Maximum Ratings <sup>1</sup> .....	5	10.1	Power Supply Recommendation.....	15
7.2	ESD Ratings.....	5	10.2	Cautions .....	15
7.3	Recommended Operating Conditions .....	5	<b>11</b>	<b>Package Information .....</b>	<b>16</b>
7.4	Thermal Information .....	5	11.1	SOIC8 (S) Package.....	16
7.5	Electrical Characteristics .....	6	<b>12</b>	<b>Soldering Information .....</b>	<b>17</b>
7.6	Timing Characteristics .....	7	<b>13</b>	<b>Tape and Reel Information .....</b>	<b>18</b>
7.7	Typical Characteristics .....	8	<b>14</b>	<b>Important Notice .....</b>	<b>19</b>
<b>8</b>	<b>Parameter Measurement Information .....</b>	<b>9</b>			

### 5 Revision History

Revision	Description	Date	Page
Version 1.00	NA	2022.02.08	NA

## 6 Pin Descriptions and Functions




Figure 6-1 CA-IF4888HS Pin Configuration

Table 6-1 CA-IF4888HS Pin Description and Functions

NAME	PIN NUMBER	TYPE	DESCRIPTION
RO	1	Digital Output	Receiver data output.
REB	2	Digital Input	Receiver enabled control, pulled up internally: 1. When REB is low, receiver is enabled; 2. When REB is high or open, receiver is disabled.
DE	3	Digital Input	Driver enabled control, pulled down internally: 1. When DE is high, driver is enabled; 2. When DE is low or open, driver is disabled.
DI	4	Digital Input	Driver data input, pulled up internally.
GND	5	Ground	Ground.
A	6	Bus Input/Output	Noninverting driver output/receiver input.
B	7	Bus Input/Output	Inverting driver output/receiver input.
V <sub>CC</sub>	8	Power	Power supply input, bypass V <sub>CC</sub> to GND with at least 0.1μF capacitors as close as possible to the device.

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>1</sup>

PARAMETER		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>2</sup>	-0.5	7	V
V <sub>IO</sub>	Bus voltage of A and B <sup>2</sup>	-30	30	V
V <sub>IO</sub>	Input logical voltage of DI, DE and REB	-0.3	7	V
V <sub>IO</sub>	Output logical voltage of RO	-0.3	V <sub>CC</sub> + 0.3 <sup>3</sup>	V
T <sub>J</sub>	Junction Temperature		150	°C
T <sub>STG</sub>	Storage Temperature	-65	150	°C

**NOTE:**

- Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values are with respect to the ground terminal and are peak voltage values.
- Maximum voltage must not exceed 7V.

### 7.2 ESD Ratings

			VALUE	UNIT	
V <sub>ESD</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	Bus pins (A, B) to GND	±30	kV
			All other pins	±6	
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins		±2	kV
		Contact discharge, per IEC 61000-4-2		±8	

### 7.3 Recommended Operating Conditions

PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage, with respect to GND	3.0	5.0	5.5	V
V <sub>IN</sub>	Bus input voltage	-15		15	V
V <sub>IH</sub>	High-level input voltage of DI, DE and REB	2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage of DI, DE and REB	0		0.8	V
R <sub>L</sub>	Differential load resistance	54			Ω
1/t <sub>UI</sub>	Data Rate	0.3		500	kbps
T <sub>A</sub>	Ambient Temperature	-40		125	°C
T <sub>J</sub>	Junction Temperature	-40		150	°C

### 7.4 Thermal Information

THERMAL METRIC		SOIC8 (S)	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	115	°C/W
R <sub>θJC</sub>	Junction-to-case (top) thermal resistance	60	°C/W

**7.5 Electrical Characteristics**

 Over recommended operating temperature range (unless otherwise noted). All typical specifications are at  $T_A = 25^\circ\text{C}$  and  $V_{CC} = 5\text{V}$ .

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
<b>Driver</b>							
V <sub>OD</sub>	Differential output voltage	R <sub>L</sub> = 60Ω, -15V ≤ V <sub>test</sub> ≤ 15V, see Figure 8-1 <sup>1</sup>	1.5	3.5		V	
		R <sub>L</sub> = 60Ω, -15V ≤ V <sub>test</sub> ≤ 15V, 4.5V ≤ V <sub>CC</sub> ≤ 5.5V, see Figure 8-1	2.1			V	
		R <sub>L</sub> = 100Ω, C <sub>L</sub> = 50pF, see Figure 8-2	2	4		V	
		R <sub>L</sub> = 54Ω, C <sub>L</sub> = 50pF, see Figure 8-2	1.5	3.7		V	
Δ V <sub>OD</sub>	Change in magnitude of differential-output voltage			200		mV	
V <sub>OC</sub>	Common-mode output voltage	R <sub>L</sub> = 100Ω or 54Ω, C <sub>L</sub> = 50pF, see Figure 8-2	1	V <sub>CC</sub> /2	3	V	
ΔV <sub>OC(SS)</sub>	Change in magnitude of common-mode output voltage				200		mV
I <sub>OS</sub>	Driver short-circuit output current	DE = V <sub>CC</sub> , -7V ≤ V <sub>O</sub> ≤ 12V, or A shorted to B	-250		250	mA	
<b>Receiver</b>							
I <sub>I</sub>	Bus input current	DE = 0V, V <sub>CC</sub> = 0V or 5V	V <sub>I</sub> = 12V	72	125	μA	
			V <sub>I</sub> = -7V	-100	-43		
			V <sub>I</sub> = 15V		91		125
			V <sub>I</sub> = -15V	-200	-97		
V <sub>TH+</sub>	Positive-going receiver input voltage threshold	Over common-mode range		-100	-20	mV	
V <sub>TH-</sub>	Negative-going receiver input voltage threshold			-200	-130	mV	
V <sub>HYS</sub> <sup>2</sup>	Receiver differential-input voltage threshold hysteresis, V <sub>TH+</sub> - V <sub>TH-</sub>			30		mV	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4mA	V <sub>CC</sub> - 0.4	V <sub>CC</sub> - 0.2		V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4mA		0.2	0.4	V	
I <sub>OZR</sub>	High-impedance output current	REB = V <sub>CC</sub> , V <sub>O</sub> = 0V or V <sub>CC</sub>	-1		1	μA	
<b>Input Logic (DI, DE, REB)</b>							
I <sub>IN</sub>	Input Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-6.2		6.2	μA	
<b>Supply</b>							
I <sub>CC</sub>	Quiescent supply current	Both driver and receiver enabled, REB = 0V, DE = V <sub>CC</sub> , empty load, no switching		2.4	3	mA	
		Driver enabled and receiver disabled, REB = V <sub>CC</sub> , DE = V <sub>CC</sub> , empty load, no switching		0.8	1.2		
		Driver disabled and receiver enabled, REB = 0V, DE = 0V, empty load, no switching		0.7	0.96		
		Both driver and receiver disabled, REB = DI = V <sub>CC</sub> , DE = 0V, empty load, no switching		2.4	5	μA	
TSD	Thermal shutdown threshold		180			°C	

**NOTE:**

1. |V<sub>OD</sub>| ≥ 1.4V when T<sub>A</sub> > 85°C, V<sub>test</sub> < -7V and V<sub>CC</sub> < 3.135V.
2. Under any specific conditions, V<sub>TH+</sub> is specified to be at least V<sub>HYS</sub> higher than V<sub>TH-</sub>.





**7.6 Timing Characteristics**

 Over recommended operating temperature range (unless otherwise noted). All typical specifications are at  $T_A = 25^\circ\text{C}$  and  $V_{CC} = 5\text{V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>Driver</b>							
$t_r, t_f$	Differential output rise and fall time	$R_L = 54\Omega, C_L = 50\text{pF}$ , see <a href="#">Figure 8-3</a>	250	360	680	ns	
$t_{PHL}, t_{PLH}$	Driver propagation delay			280	500	ns	
$t_{SK(P)}$	Driver pulse skew, $ t_{PHL} - t_{PLH} $				10	ns	
$t_{PHZ}, t_{PLZ}$	Driver disable time	see <a href="#">Figure 8-4</a> and <a href="#">Figure 8-5</a>		10	200	ns	
$t_{PZH}, t_{PZL}$	Driver enable time <sup>1</sup>	REB = 0V, see <a href="#">Figure 8-4</a> and <a href="#">Figure 8-5</a>		100	600	ns	
		REB = $V_{CC}$ , see <a href="#">Figure 8-4</a> and <a href="#">Figure 8-5</a>		7.2	11	$\mu\text{s}$	
<b>Receiver</b>							
$t_r, t_f$	Receiver output rise and fall time	$C_L = 15\text{pF}^2$ , see <a href="#">Figure 8-6</a>		3.8	10	ns	
$t_{PHL}, t_{PLH}$	Receiver propagation delay time				23	110	ns
$t_{SK(P)}$	Receiver pulse skew, $ t_{PHL} - t_{PLH} $					7	ns
$t_{PHZ}, t_{PLZ}$	Receiver disable time	See <a href="#">Figure 8-7</a>		7	20	ns	
$t_{PZH(1)}, t_{PZL(1)}$	Receiver enable time <sup>3</sup>	DE = $V_{CC}$ , see <a href="#">Figure 8-7</a>		8	20	ns	
$t_{PZH(2)}, t_{PZL(2)}$		DE = 0V, see <a href="#">Figure 8-8</a>			7	14	$\mu\text{s}$
$t_{FS}$	Bus failsafe time	Driver disabled	38	76	114	ms	
<b>NOTE:</b>							
1. When DE and REB are shorted together, driver enable time refers to the case when REB = 0V.							
2. $C_L$ includes probe and fixture capacitance.							
3. When DE and REB are shorted together, receiver enable time refers to the case when DE = $V_{CC}$ .							

### 7.7 Typical Characteristics

All typical specifications are at  $T_A = 25^\circ\text{C}$  and  $V_{CC} = 5\text{V}$  (unless otherwise noted).





8 Parameter Measurement Information




Figure 8-1 Measurement of Driver Differential Output Voltage With Common-Mode Load




Figure 8-2 Measurement of Driver Differential and Common-Mode Output Voltage With RS-485 Load




Figure 8-3 Measurement of Driver Output Rise and Fall Time and Propagation Delay





Figure 8-4 Measurement of Driver Enable and Disable Time With Active High Output and Pull-Down Load





Figure 8-5 Measurement of Driver Enable and Disable Time With Active Low Output and Pull-Up Load





Figure 8-6 Measurement of Receiver Output Rise and Fall Time and Propagation Delay




Figure 8-7 Measurement of Receiver Enable/Disable Time With Driver Enabled




Figure 8-8 Measurement of Receiver Enable Time With Driver Disabled

## 9 Detailed Description

### 9.1 Overview

The CA-IF4888HS device integrates hysteresis input thresholds to provide an internal bias for the receiver input threshold. When the bus is idle or short-circuited, the receiver output remains logic-high level without the need of an external fail-safe bias resistor. Device operation is specified over a wide ambient temperature range from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The device integrates automatic bus polarity correction to detect crossover errors at initial power-up to exchange polarity definitions for buses A and B internally.

### 9.2 Device Function Mode

#### 9.2.1 Driver

When the driver enabled pin DE is at logic high level, differential output A and B follow with the data input DI. Under normal mode, the logic high level of DI causes A to high level and B to low level. In this case, the differential output voltage of  $V_{OD} = V_A - V_B$  is defined to be positive. When DI is at low level, the output state is reversed: A becomes low level, B becomes high level, and  $V_{OD}$  is negative.

When DE is at low level, both outputs of driver become high-impedance. In this case, the logic state at DI is irrelevant. The pin DE has an internal pull-down resistance to ground, so the driver is disabled when DE is open. The pin DI has an internal pull-up resistance to  $V_{CC}$ , so the output A becomes high level and B becomes low level when DI is open as well as the driver is enabled under normal mode.

The truth table of driver is shown in [Table 9-1](#). The detailed mechanism of polarity-correcting mode is shown in [9.3](#).

**Table 9-1 Truth Table of Driver<sup>1</sup>**

INPUT	ENABLE	OUTPUT		FUNCTION
		A	B	
DI <sup>2</sup>	DE <sup>3</sup>			
<b>Normal Mode</b>				
H	H	H	L	Actively drive bus high
L	H	L	H	Actively drive bus low
X	L	High-Z	High-Z	Driver disabled
X	Open	High-Z	High-Z	Driver disabled by default
Open	H	H	L	Actively drive bus high
<b>POLARITY-CORRECTING MODE<sup>4</sup></b>				
H	H	L	H	Actively drive bus low
L	H	H	L	Actively drive bus high
X	L	High-Z	High-Z	Driver disabled
X	Open	High-Z	High-Z	Driver disabled by default
Open	H	L	H	Actively drive bus low
<b>NOTE:</b>				
1. H = high level, L = low level, X = irrelevant, High-Z = high impedance.				
2. DI is weakly pulled up to $V_{CC}$ internally.				
3. DE is weakly pulled down to GND internally.				
4. The polarity-correcting mode is entered when $V_{ID} < V_{TH-}$ and $t > t_{FS-max}$ and DE = low. This state is latched when REB turns from low to high.				

#### 9.2.2 Receiver

When the enable pin REB of receiver is logical low, receiver is enabled. The truth table of receiver is shown in [Table 9-2](#). The detailed mechanism of polarity-correcting mode is shown in [9.3](#).

When CA-IF4888HS is under normal mode and the bus differential input voltage  $V_{ID}$  is greater than or equal to  $-20\text{mV}$ , receiver output RO is logical high. When  $V_{ID}$  is less than or equal to  $-200\text{mV}$ , receiver output RO is logical low. When  $V_{ID}$  is between  $-20\text{mV}$  and  $-200\text{mV}$ , receiver output RO is indeterminate.

When REB is logical high or open, the receiver output RO is high-impedance and is irrelevant to the magnitude and polarity of  $V_{ID}$ .

When the bus inputs are open, short or on idle state, a failsafe logic high output at RO pin is achieved, avoiding indeterminate state which may result in system communication errors.

**Table 9-2 Truth Table of Receiver<sup>1</sup>**

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION
$V_{ID} = V_A - V_B$	REB <sup>2</sup>	RO	
<b>Normal Mode</b>			
$V_{ID} \geq -20\text{mV}$	L	H	Output valid high
$-200\text{mV} < V_{ID} < -20\text{mV}$	L	?	Indeterminate bus state
$V_{ID} \leq -200\text{mV}$	L	L	Output valid low
X	H	High-Z	Receiver disabled
X	Open	High-Z	Receiver disabled by default
Open-circuit bus	L	H after $t_{FS}$	Failsafe output high
Short-circuit bus	L	H after $t_{FS}$	Failsafe output high
Idle (terminated) bus	L	H after $t_{FS}$	Failsafe output high
<b>POLARITY-CORRECTING MODE<sup>3</sup></b>			
$V_{ID} \geq -20\text{mV}$	L	L	Output valid low (polarity corrected)
$-200\text{mV} < V_{ID} < -20\text{mV}$	L	?	Indeterminate bus state
$V_{ID} \leq -200\text{mV}$	L	H	Output valid high (polarity corrected)
X	H	High-Z	Receiver disabled
X	Open	High-Z	Receiver disabled by default
Open-circuit bus	L	H after $t_{FS}$	Failsafe output high
Short-circuit bus	L	H after $t_{FS}$	Failsafe output high
Idle (terminated) bus	L	H after $t_{FS}$	Failsafe output high
<b>NOTE:</b>			
1. H = high level, L = low level, X = irrelevant, High-Z = high impedance, Open = no connection, ? = indeterminate.			
2. REB is weakly pulled up to $V_{CC}$ internally.			
3. The polarity-correcting mode is entered when $V_{ID} < V_{TH-}$ and $t > t_{FS-max}$ and DE = low. This state is latched when REB turns from low to high.			

### 9.3 Bus Polarity Correction

The CA-IF4888HS automatically corrects a wrong bus-signal polarity caused by cross-wire fault. The typical application is shown in [Figure 9-1](#). In order to detect the bus polarity, all three of the following conditions must be met:

1. A failsafe-biasing network (commonly at the master node) must define the signal polarity of the bus;
2. A slave node must enable the receiver and disable the driver (REB = DE = 0V);
3. The bus must be idle for the failsafe time,  $t_{FS-max}$ .

After the failsafe time has passed, the polarity correction completes and is applied to both the receiving and transmitting channels. The status of the bus polarity is latched within the transceiver and is maintained for subsequent data transmissions.

Prior to initiating data transmission, the master transceiver must be idle for a time span that exceeds the maximum failsafe time,  $t > t_{FS-max}$ , of a slave transceiver. This idle time is accomplished by driving the direction control line (DIR) low. After the time  $t > t_{FS-max}$ , the master could begin transmitting data.

Because of the indicated cross-wire fault between master and slave, the slave node receives bus signals with reversed polarity. Assuming the slave node has just been connected to the bus, the direction-control pin is pulled-down during power-up and then

is actively driven low by the slave MCU. The polarity correction begins as soon as the slave supply is established and ends after the time span which ranges from 38ms to 114ms.




Figure 9-1 Bus Polarity Correction in Point-to-Point Application

Initially the slave receiver assumes that the correct bus polarity is applied to the inputs and performs no polarity reversal. Because of the reversed polarity of the bus-failsafe voltage, the output of the slave receiver turns low. After  $t_{FS}$  has passed and the receiver has detected the wrong bus polarity, the internal POLCOR logic reverses the input signal and output of receiver turns high. At this point all incoming bus data with reversed polarity are polarity corrected within the transceiver. Because polarity correction is also applied to the transmitting path, the data sent by the slave MCU are reversed by the POLCOR logic and then fed into the driver.

The reversed data from the slave MCU are reversed again by the cross-wire fault in the bus, and the correct bus polarity is reestablished at the master end. This process repeats each time when the device powers up and detects an incorrect bus polarity.

The bus polarity correction timing diagram is shown in Figure 9-2.




Figure 9-2 Bus Polarity Correction Timing Diagram

## 10 Application and Implementation

### 10.1 Power Supply Recommendation

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with at least 0.1 $\mu$ F ceramic capacitors located as close as possible to the supply pins. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes. At the same time, please keep the voltage in V<sub>CC</sub> pin with respect to GND pin is below 5.5V.


### 10.2 Cautions

Because of the bus correction feature in CA-IF4888HS, the data string durations of consecutive 0s or 1s exceeding  $t_{FS-min}$  (38ms) can accidentally trigger a wrong polarity correction and must be avoided. The minimum recommended data rate of CA-IF4888HS is 300bps.


**11 Package Information**

**11.1 SOIC8 (S) Package**


The values for the dimensions are shown in millimeters.




**TOP VIEW**



**RECOMMENDED LAND PATTERN**




**FRONT VIEW**



**LEFT-SIDE VIEW**



**12 Soldering Information**




**Figure 12-1 Soldering Temperature Curve**

**Table 12-1 Soldering Temperature Parameters**


Profile Feature	Pb-Free Soldering
Ramp-up rate ( $T_L = 217^\circ\text{C}$ to peak $T_p$ )	3°C/s max
Time $t_s$ of preheat temp ( $T_{smin} = 150^\circ\text{C}$ to $T_{smax} = 200^\circ\text{C}$ )	60~120 seconds
Time $t_L$ to be maintained above $217^\circ\text{C}$	60~150 seconds
Peak temperature $T_p$	260°C
Time $t_p$ within $5^\circ\text{C}$ of actual peak temp	30 seconds max
Ramp-down rate (peak $T_p$ to $T_L = 217^\circ\text{C}$ )	6°C/s max
Time from $25^\circ\text{C}$ to peak temperature $T_p$	8 minutes max

13 Tape and Reel Information

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IF4888HS	SOIC	S	8	2500	330	12.4	6.5	5.4	2.1	8.0	12.0	Q1

## 14 Important Notice

The above information is for reference only and is used to assist Chipanalog customers in design and development. Chipanalog reserves the right to change the above information due to technological innovation without prior notice.

Chipanalog products are all factory tested. The customers shall be responsible for self-assessment and determine whether it is applicable for their specific application. Chipanalog's authorization to use the resources is limited to the development of related applications that the Chipanalog products involved in. In addition, the resources shall not be copied or displayed. And Chipanalog shall not be liable for any claim, cost, and loss arising from the use of the resources.

### Trademark Information

Chipanalog Inc. <sup>®</sup>, Chipanalog<sup>®</sup> are trademarks or registered trademarks of Chipanalog.



<http://www.chipanalog.com>