

CS485xxA 3V to 5.5V RS-485 Transceiver with ±20kV ESD Protection

1 Key Features

- Meets or Exceeds the Requirements of the TIA/EIA-485A Standard
- Data Rate
 - CS48505Ax: 500kbps
 - CS48520Ax: 20Mbps
- 3V to 5.5V Supply Voltage
- Differential Output Exceeds 2.1 V for PROFIBUS Compatibility with 5-V Supply
- Driver with Current Limiter and Thermal Shutdown Protection
- Bus Pins ESD Protection
 - ±20kV HBM ESD
 - ±6kV IEC 61000-4-2 Contact Discharge
- 1/8 Unit Load (Up to 256 Bus Nodes)
- Open, Short and Idle Bus Failsafe Protection
- Extended Industrial Temperature Range: -40°C to 125°C
- Common Mode Range: –7V to 12V
- Low Standby Current: <5µA
- Glitch-free during Power On and Power Off
- Support Multiple Packages: SOIC8, MSOP8 and DFN8
- 2 Applications
- Factory Automation & Control
- Smart Meters
- Home and Building Automation
- HVAC
- Video Surveillance
- Wireless Infrastructure

3 Description

The CS485xxA is a family of half-duplex RS-485 transceivers which could be used in harsh industrial and electrical environments. The bus pins could withstand high-level ESD events to protect internal circuit without damage.


These devices could provide multiple package options including SOIC8, MSOP8 and DFN8, which are suitable for space constrained and long-cable communication applications. Each device contains one driver and one receiver, supporting the power supply range from 3V to 5.5V.

These devices are specified over ambient free-air temperature range of -40° C to 125° C.

Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CS48505AS	SOIC8 (S)	4.9mm × 3.9mm
CS48520AS	30108 (3)	4.911111 × 5.911111
CS48505AM	MSOP8 (M)	3mm × 3mm
CS48520AM		211111 × 211111
CS48505AD	DFN8 (D)	3mm × 3mm
CS48520AD		511111 × 5111111

Simplified Schematic





CS48505Ax, CS48520Ax

Version 1.02

Shanghai Chipanalog Microelectronics Co., Ltd.

4 Ordering Guide

Table 4-1 Ordering Guide for Valid Ordering Part Number

Part Number	Date Rate (Mbps)	Full/Half-Duplex	Package
CS48505AS	0.5	Half-Duplex	SOIC8 (S)
CS48520AS	20	Half-Duplex	SOIC8 (S)
CS48505AM	0.5	Half-Duplex	MSOP8 (M)
CS48520AM	20	Half-Duplex	MSOP8 (M)
CS48505AD	0.5	Half-Duplex	DFN8 (D)
CS48520AD	20	Half-Duplex	DFN8 (D)



Table of Contents

1	Кеу	Features	1
2	Арр	lications	1
3	Dese	cription	1
4	Ord	ering Guide	2
5	Revi	sion History	3
6	Pin l	Descriptions and Functions	4
7	Spec	cifications	5
	7.1	Absolute Maximum Ratings ¹	5
	7.2	ESD Ratings	5
	7.3	Recommended Operating Conditions	5
	7.4	Thermal Information	5
	7.5	Electrical Characteristics	6
	7.6	Timing Characteristics: CS48505Ax	7
	7.7	Timing Characteristics: CS48520Ax	7
	7.8	Typical Characteristics	8
8	Para	meter Measurement Information	11

9	Det	tailed Description	14
	9.1	System Overview	14
	9.2	Device Function Mode	14
	9	9.2.1 Driver	14
	9	9.2.2 Receiver	15
10		Application and Implementation	16
	10.1	Typical Application	16
	10.2	Power Supply Recommendation	16
11		Package Information	17
	11.1	SOIC8 (S) Package	17
	11.2	MSOP8 (M) Package	18
	11.3	DFN8 (D) Package	19
12		Soldering Information	20
13		Tape and Reel Information	21
14		Important Notice	22

5 Revision History

Revision	Description	Date	Page
Version 1.00	NA	2022/07/18	NA
Version 1.01	 Update EFT items Add the absolute maximum rated value of the differential voltage between A and B Add testing condition for bus input impedance R₁ 	2023/08/10	5 5 6
Version 1.02	 Add descriptions to driver enable time and receiver enable time Modify other items to keep same with Chinese version 	2024/04/29	7 All



6 Pin Descriptions and Functions




Figure 6-1 CS485xxA Pin Configuration

NAME	PIN NUMBER	ТҮРЕ	DESCRIPTION			
RO	1	Digital Output	Receiver data output.			
			Receiver enable control, pulled up internally:			
REB	2	Digital Input	1. When REB is low, receiver is enabled;			
		Digital OutputReceiver data output.Digital InputReceiver enable control, pulled up internally:Digital Input1. When REB is low, receiver is enabled;2. When REB is high or open, receiver is disabled.Digital InputDriver enable control, pulled down internally:1. When DE is high, driver is enabled;2. When DE is high, driver is enabled;2. When DE is low or open, driver is disabled.Digital InputDriver data input, pulled up internally.GroundGround.Bus Input/OutputNoninverting driver output/receiver input.Bus Input/OutputInverting driver output/receiver input.				
			Driver enable control, pulled down internally:			
DE	3	Digital Input	 When DE is high, driver is enabled; When DE is low or open, driver is disabled. 			
			put1. When DE is high, driver is enabled; 2. When DE is low or open, driver is disabled.putDriver data input, pulled up internally.			
DI	4	Digital Input	2. When DE is low or open, driver is disabled.InputDriver data input, pulled up internally.			
GND	5	Ground	Ground.			
A	6	Bus Input/Output	Noninverting driver output/receiver input.			
В	7	Bus Input/Output	Inverting driver output/receiver input.			
V	0	Dowor	Power supply input, bypass V_{CC} to GND with at least $0.1 \mu F$			
V _{cc}	8	Power	 When DE is low or open, driver is disabled. Driver data input, pulled up internally. Ground. Noninverting driver output/receiver input. Inverting driver output/receiver input. Power supply input, bypass V_{CC} to GND with at least 0.1µ 			
EP			 2. When REB is high or open, receiver is disabled. Driver enable control, pulled down internally: When DE is high, driver is enabled; When DE is low or open, driver is disabled. Driver data input, pulled up internally. Ground. Noninverting driver output/receiver input. Inverting driver output/receiver input. Power supply input, bypass V_{CC} to GND with at least 0.1 capacitors as close as possible to the device. 			

Table 6-1 CS485xxA Pin Description and Functions	Table 6-1	CS485xxA	Pin Desc	ription ar	nd Functions
--	-----------	----------	-----------------	------------	--------------



7 Specifications

7.1 Absolute Maximum Ratings¹

	PARAMETER	MIN	MAX	UNIT
V _{CC}	Supply voltage ²	-0.5	7	V
V _{IO}	Bus voltage of A and B ²	-8	13	V
V _{IO_DIFF}	Differential voltage between A and B	-8	13	V
V _{IO}	Input logical voltage of DI, DE and REB	-0.3	V _{CC} + 0.3 ³	V
V _{IO}	Output logical voltage of RO	-0.3	V _{CC} + 0.3 ³	V
Tj	Junction Temperature		150	°C
T _{STG}	Storage Temperature	-65	150	°C

NOTE:

1. Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2. All voltage values are with respect to the ground terminal (GND) and are peak voltage values.
- 3. Maximum voltage must not exceed 7V.

7.2 ESD Ratings

	trostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 Bus pins (A, B) to GND Charged device model (CDM), per JEDEC specification JESD22-C101, all pins Contact discharge, per IEC 61000-4-2 Bus pins (A, B) to GND trical fast transient Per IEC 61000-4-4 Bus pins (A, B) to GND	VALUE	UNIT	
	Human hady model (HPNA) per ANSI/ESDA/IEDEC IS 001	Bus pins (A, B) to GND	±20	
V Electrostatic discharge		All other pins	±8	kV
V _{ESD} Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD	22-C101, all pins	±2	
	Contact discharge, per IEC 61000-4-2	Bus pins (A, B) to GND	±6	kV
V _{EFT} Electrical fast transient	Per IEC 61000-4-4	Bus pins (A, B) to GND	±4	ĸV

7.3 Recommended Operating Conditions

	PARAMETER	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage, with respect to GND	3.0	5.0	5.5	V
V _{IN}	Bus input voltage	-7		12	V
V _{IH}	High-level input voltage of DI, DE and REB	2.0		V _{cc}	V
V _{IL}	Low-level input voltage of DI, DE and REB	0		0.8	V
RL	Differential load resistance	54			Ω
1/t _{UI}	Data Rate: CS48505Ax			0.5	Mbps
1/t _{UI}	Data Rate: CS48520Ax			20	Mbps
T _A	Ambient Temperature	-40		125	°C
Tj	Junction Temperature	-40		150	°C

7.4 Thermal Information

	THERMAL METRIC	SOIC8 (S)	MSOP8 (M)	DFN8 (D)	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	120	160	45	°C/W

CS48505Ax, CS48520Ax

Version 1.02

Shanghai Chipanalog Microelectronics Co., Ltd.

7.5 Electrical Characteristics

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

PARAMETER TEST CONDITIONS		ONS	MIN	ТҮР	MAX	UNIT
	$R_L = 60\Omega$, $-7V \le V_{test} \le 12V$,	see Figure 8-1	1.5	3.6		V
	$R_L = 60\Omega$, $-7V \le V_{test} \le 12V$,	4.5V ≤ Vcc	2.4	2.6		.,
Differential output voltage	≤ 5.5V, see Figure 8-1		2.1	3.6		V
	$R_L = 100\Omega$, $C_L = 50pF$, see Fi	gure 8-2	2	4.2		V
	$R_L = 54\Omega$, $C_L = 50pF$, see Fig	ure 8-2	1.5	3.6		V
Change in magnitude of			_50		50	mV
differential-output voltage			-50		50	IIIV
Common-mode output voltage			1	V _{cc} /2	3	V
Change in magnitude of common-	$R_L = 100\Omega \text{ or } 54\Omega, C_L = 50 \text{ pl}$	$R_L = 100\Omega \text{ or } 54\Omega, C_L = 50pF$, see Figure 8-2			50	mV
mode output voltage			-50		50	
Peak-to-peak driver common-				450		mV
				130		
Driver short-circuit output current	$DE = V_{CC}, -7V \le V_0 \le 12V, or$	r A shorted to B		100	150	mA
r	1	•				1
Bus input current	$DF = 0V$, $V_{cc} = 0V$ or 5.5V	-			125	μA
			-100	-40		μ
Bus input resistance	$V_A = -7V$, $V_B = 12V^1$ or $V_A = 12V$, $V_B = -7V^1$		96			kΩ
	Over V _{CM} range			-110	-50	mV
			-200	-140		mV
_						
				30		mV
	1 4		V 05	<u> </u>		V
			V _{CC} – 0.5		0.4	V
			1	0.2		-
	$REB = V_{CC}, V_{O} = OV OI V_{CC}$		-1		1	μA
	REB = DE = 0V, see Figure 8	-3			95	mA
	$0V \leq V_{\rm ex} \leq V_{\rm ex}$		_5		5	μA
input current			J		5	μΑ
	Both driver and receiver en	abled REB = 0V				
				900	1400	
		-				-
				550	900	
Quiescent supply current						μA
				500	800	
						1
					5	
Thermal shutdown threshold				170		°C
	1			20		°C
	Differential output voltage Change in magnitude of differential-output voltage Common-mode output voltage Change in magnitude of common- mode output voltage Peak-to-peak driver common- mode output voltage Driver short-circuit output current Bus input current Bus input current Bus input resistance Positive-going receiver input voltage threshold Negative-going receiver input voltage threshold Receiver differential-input voltage threshold hysteresis, V _{TH+} – V _{TH-} High-level output voltage Low-level output voltage High-impedance output current Receiver short-circuit output current gic (DI, DE, REB) Input Current	RL = 60Ω , $-7V \le V_{test} \le 12V$, $R_L = 60\Omega$, $-7V \le V_{test} \le 12V$, $R_L = 60\Omega$, $-7V \le V_{test} \le 12V$, $\le 5.5V$, see Figure 8-1 $R_L = 100\Omega$, $C_L = 50pF$, see FigChange in magnitude of differential-output voltage Common-mode output voltage Peak-to-peak driver common- mode output voltageRL = 100Ω or 54Ω , $C_L = 50pF$ Peak-to-peak driver common- mode output voltageDE = V_{CC} , $-7V \le V_0 \le 12V$, orBus input currentDE = V_{CC} , $-7V \le V_0 \le 12V$, or $V_A =$ Positive-going receiver input voltage thresholdNegative-going receiver input voltage thresholdOver V_{CM} rangeNegative-going receiver input voltage thresholdOver V_{CM} rangeHigh-level output voltage Low-level output voltageIoH = -4mAHigh-impedance output current Receiver short-circuit output currentREB = DE = 0V, see Figure 8 IoH = -4mAGuiescent supply currentOV $\le V_{IN} \le V_{CC}$ Quiescent supply currentOV $\le V_{IN} \le V_{CC}$ Quiescent supply currentBoth driver and receiver end DE = V_{CC} , DE = V_{CC} , empty load, no sw Driver disabled and receiver di e V_{CC} , DE = 0V, empty load, no Driver disabled and receiver di e V_{CC} , DE = 0V, empty load, no Driver disabled and receiver di e V_{CC} , DE = 0V, empty load, no Driver disabled and receiver di e V_{CC} , DE = 0V, empty load, no Driver disabled and receiver di e V_{CC} , DE = 0V, empty load, no Driver disabled and receiver di e V_{CC} , DE = 0V, empty load, no Driver disabled and receiver di e V_{CC} , DE = 0V, empty load, no Driver disabled and receiver did e V_{CC} , DE = 0V, empty load, no Driver disabled and receiver did e V_{CC} , DE = 0V, empty	$ \begin{array}{c} \mbox{Pictures} \begin{tabular}{ c c c c } \hline R_L &= 60\Omega, -7V \leq V_{test} \leq 12V, see Figure 8-1 \\ \hline R_L &= 60\Omega, -7V \leq V_{test} \leq 12V, 4.5V \leq Vcc \\ &\leq 5.5V, see Figure 8-1 \\ \hline R_L &= 100\Omega, C_L &= 50pF, see Figure 8-2 \\ \hline R_L &= 54\Omega, C_L &= 50pF, see Figure 8-2 \\ \hline R_L &= 54\Omega, C_L &= 50pF, see Figure 8-2 \\ \hline Change in magnitude of common-mode output voltage \\ \hline Change in magnitude of common-mode output voltage \\ \hline Peak-to-peak driver common-mode output voltage \\ \hline Driver short-circuit output current \\ \hline Bus input current \\ \hline Bus input current \\ \hline Bus input resistance \\ V_A &= -7V, V_B &= 12V^1 \text{ or } V_A &= 12V, V_B &= -7V^1 \\ \hline Positive-going receiver input voltage \\ threshold \\ \hline Negative-going receiver input voltage \\ threshold \\ \hline Receiver differential-input voltage \\ threshold \\ \hline Receiver differential-input voltage \\ threshold \\ \hline Receiver differential-input voltage \\ threshold \\ \hline Negative going receiver input voltage threshold \\ \hline Receiver short-circuit output current \\ \hline REB &= V_{CC}, V_0 &= 0V \text{ or } V_{CC} \\ \hline Receiver short-circuit output current \\ \hline ReB &= DE = 0V, see Figure 8-3 \\ \hline current \\ \hline gic (DI, DE, REB) \\ Input Current \\ \hline OV &\leq V_{IN} \leq V_{CC} \\ \hline Quiescent supply current \\ \hline Driver anal receiver enabled, REB = 0V, DE = V_{CC}, DE = V_{CC}$ empty load, no switching Driver disabled and receiver enabled, REB = DI = V_{CC}, DE = 0V, empty load, no switching \\ \hline Driver disabled and receiver enabled, REB = DI = V_{CC}, DE = 0V, empty load, no switching \\ \hline Driver disabled and receiver disabled, REB = DI = V_{CC}, DE = 0V, empty load, no switching \\ \hline Driver disabled and receiver disabled, REB = DI \\ = V_{CC}, DE = 0V, empty load, no switching \\ \hline Driver OV, DE = 0V, empty load, no switching \\ \hline Driver OV, DE = 0V, empty load, no switching \\ \hline Driver OV, DE = 0V, empty load, no switching \\ \hline Driver V_{CC}, DE = 0V, empty load, no switching \\ \hline DV V_{CC} = V_{CC}, DE = 0V, empty load, no swit	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

1. The absolute differential voltage between A and B cannot exceed the maximum rated value of 13V. Apply voltage to A and B separately during testing.

2. Under any specific conditions, V_{TH+} is specified to be at least V_{HYS} higher than V_{TH-} .



7.6 Timing Characteristics: CS48505Ax

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Driver		·				
t _r , t _f	Differential output rise and fall time			150	500	ns
t _{PHL} , t _{PLH}	Driver propagation delay	$R_L = 54\Omega$, $C_L = 50pF$, see Figure 8-4		100	250	ns
t _{SK(P)}	Driver pulse skew, t _{PHL} – t _{PLH}				10	ns
t _{PHZ} , t _{DLZ}	Driver disable time	See Figure 8-5 and Figure 8-6		10	30	ns
t _{PZH} , t _{PZL}	Driver enable time ¹	REB = 0V, see Figure 8-5 and Figure 8-6		300	800	ns
		REB = V _{CC} , see Figure 8-5 and Figure 8-6		6	12	μs
Receiver						
t _r , t _f	Receiver output rise and fall time			10	20	ns
t _{PHL} , t _{PLH}	Receiver propagation delay time	$C_L = 15 pF^2$, see Figure 8-7		50	100	ns
t _{SK(P)}	Receiver pulse skew, t _{PHL} – t _{PLH}				7	ns
t _{PHZ} , t _{PLZ}	Receiver disable time	See Figure 8-8		30	60	ns
		DE = V _{CC} , see Figure 8-8 and Figure 8-9		50	100	ns
t _{PZH} , t _{PZL}	Receiver enable time ³	DE = 0V, see Figure 8-8 and Figure 8-9		6	12	μs

1. When DE and REB are shorted together, driver enable time refers to the case when REB = 0V.

2. C_L includes probe and fixture capacitance.

3. When DE and REB are shorted together, receiver enable time refers to the case when DE = V_{CC} .

7.7 Timing Characteristics: CS48520Ax

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
	·				
Differential output rise and fall time			5	12	ns
Driver propagation delay	$R_L = 54\Omega$, $C_L = 50$ pF, see Figure 8-4		12	25	ns
Driver pulse skew, t _{PHL} – t _{PLH}				3.5	ns
Driver disable time	See Figure 8-5 and Figure 8-6		10	30	ns
Driver enable time1	REB = 0V, see Figure 8-5 and Figure 8-6		300	800	ns
Driver enable time-	REB = V _{CC} , see Figure 8-5 and Figure 8-6		6	12	μs
Receiver output rise and fall time			4	8	ns
Receiver propagation delay time	$C_L = 15 pF^2$, see Figure 8-7		40	80	ns
Receiver pulse skew, t _{PHL} – t _{PLH}				12	ns
Receiver disable time	See Figure 8-8		7	20	ns
Passiver enable time3	DE = V _{CC} , see Figure 8-8 and Figure 8-9		30	70	ns
	DE = 0V, see Figure 8-8 and Figure 8-9		6	12	μs
	Differential output rise and fall time Driver propagation delay Driver pulse skew, $ t_{PHL} - t_{PLH} $ Driver disable time Driver enable time ¹ Receiver output rise and fall time Receiver propagation delay time Receiver pulse skew, $ t_{PHL} - t_{PLH} $	Differential output rise and fall timeRL = 54 Ω , CL = 50pF, see Figure 8-4Driver propagation delayRL = 54 Ω , CL = 50pF, see Figure 8-4Driver pulse skew, $ t_{PHL} - t_{PLH} $ See Figure 8-5 and Figure 8-6Driver disable timeSee Figure 8-5 and Figure 8-6Driver enable time ¹ REB = 0V, see Figure 8-5 and Figure 8-6Receiver output rise and fall timeREB = V_{CC}, see Figure 8-5 and Figure 8-6Receiver propagation delay timeCL = 15pF ² , see Figure 8-7Receiver pulse skew, $ t_{PHL} - t_{PLH} $ See Figure 8-8Receiver enable timeSee Figure 8-8DE = V_{CC}, see Figure 8-8 and Figure 8-9	Differential output rise and fall timeRL = 54 Ω , CL = 50pF, see Figure 8-4Driver propagation delayRL = 54 Ω , CL = 50pF, see Figure 8-4Driver pulse skew, $ t_{PHL} - t_{PLH} $ See Figure 8-5 and Figure 8-6Driver disable timeSee Figure 8-5 and Figure 8-6Driver enable time ¹ REB = 0V, see Figure 8-5 and Figure 8-6Receiver output rise and fall timeREB = V_{CC}, see Figure 8-5 and Figure 8-6Receiver propagation delay timeCL = 15pF ² , see Figure 8-7Receiver pulse skew, $ t_{PHL} - t_{PLH} $ See Figure 8-8Receiver enable timeSee Figure 8-8DE = V_{CC}, see Figure 8-8 and Figure 8-9	$\begin{array}{c c c c c c c c } \hline Differential output rise and fall time & R_L = 54\Omega, C_L = 50 pF, see Figure 8-4 & 12 & 12 & 12 & 12 & 12 & 12 & 12 & 1$	$\begin{array}{c c c c c c c } \hline Differential output rise and fall time & R_L = 54\Omega, C_L = 50 pF, see Figure 8-4 & 12 & 25 & 12 & 12 & 25 & 12 & 12 & 25 & 12 & 12$

1. When DE and REB are shorted together, driver enable time refers to the case when REB = 0V.

2. C_L includes probe and fixture capacitance.

3. When DE and REB are shorted together, receiver enable time refers to the case when DE = V_{CC} .


CS48505Ax, CS48520Ax



7.8


Typical Characteristics

All typical specifications are at $T_A = 25^{\circ}C$ and $V_{CC} = 5V$ (unless otherwise noted).

















8 Parameter Measurement Information








Figure 8-2 Measurement of Driver Differential and Common-Mode Output Voltage With RS-485 Load




Figure 8-3 Measurement of Receiver Output Short Circuit Current



CS48505Ax, CS48520Ax Version 1.02




Figure 8-4 Measurement of Driver Output Rise and Fall Time and Propagation Delay




Figure 8-5 Measurement of Driver Enable and Disable Time With Active High Output and Pull-Down Load




Figure 8-6 Measurement of Driver Enable and Disable Time With Active Low Output and Pull-Up Load




Figure 8-7 Measurement of Receiver Output Rise and Fall Time and Propagation Delay






Figure 8-8 Measurement of Receiver Enable/Disable Time With Driver Enabled




Figure 8-9 Measurement of Receiver Enable Time With Driver Disabled

CS48505Ax, CS48520Ax Version 1.02

9 Detailed Description

9.1 System Overview

The CS485xxA devices are optimized for RS-485 applications which meet or exceed the requirements of the TIA/EIA-485A standard. These devices have two options in data rate: 500kbps and 20Mbps. The bus pins could withstand high-level ESD events to protect internal circuit without damage, which is suitable in harsh industrial and electrical environments. These devices could guarantee a logical high on the receiver output when the bus inputs are open, short or on idle state, thus eliminating the need of external failsafe bias resistors. These devices also integrate thermal shutdown protection circuit. When the junction temperature rises above 170° C (typical value), the output of driver is disabled and the output of RO is high-impedance. When the junction temperature falls below 150° C (typical value), the output of both driver and receiver is re-enabled. These devices are specified over extended industrial temperature range of -40° C to 125° C.




Figure 9-1 Simplified Functional Blcok Diagram

9.2 Device Function Mode

9.2.1 Driver

Table 9-1 Truth Table of Driver¹

INPUT	ENABLE	OU	ΓΡυτ			
DI ²	DE ³	A	В	FUNCTION		
Н	Н	Н	L	Actively drive bus high		
L	Н	L	Н	Actively drive bus low		
Х	L	High-Z	High-Z	Driver disabled		
Х	Open	High-Z	High-Z	Driver disabled by default		
Open	Н	Н	L	Actively drive bus high by default		

2. DI is weakly pulled up to V_{cc} internally.

3. DE is weakly pulled down to GND internally.

When the enable pin DE of driver is logical high, the differential outputs of A and B follow with the data input DI, which is shown in Table 9-1.



When DE is logical low or open, the driver is disabled, the outputs of A and B are high-impedance and are irrelevant to the state at DI pin. DI pin is weakly pulled up to V_{CC} internally, the output of A is high while B is low when driver is enabled and DI's input is open.

9.2.2 Receiver

When the enable pin REB of receiver is logical low, receiver is enabled. The truth table of receiver is shown in Table 9-2.

When the bus differential input voltage V_{ID} is greater than or equal to V_{TH+} , receiver output RO is logical high. When V_{ID} is less than or equal to V_{TH-} , receiver output RO is logical low. When V_{ID} is between V_{TH+} and V_{TH-} , receiver output RO is indeterminate.

When REB is logical high or open, the receiver output RO is high-impedance and is irrelevant to the magnitude and polarity of V_{ID} .

When the bus inputs are open, short or on idle state, a failsafe logic high output at RO pin is achieved, avoiding indeterminate state which may result in system communication errors.

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION
$V_{ID} = V_A - V_B$	REB ²	RO	FONCTION
$V_{\text{ID}} \ge V_{\text{TH+}}$	L	Н	Output valid high
$V_{TH-} < V_{ID} < V_{TH+}$	L	?	Indeterminate bus state
$V_{ID} \leq V_{TH-}$	L	L	Output valid low
X	Н	High-Z	Receiver disabled
Х	Open	High-Z	Receiver disabled by default
Open-circuit bus	L	Н	Failsafe output high
Short-circuit bus	L	Н	Failsafe output high
Idle (terminated) bus	L	Н	Failsafe output high
NOTE:	•		

Table 9-2 Truth Table of Receiver¹

1. H = high level, L = low level, X = irrelevant, High-Z = high impedance, Open = no connection, ? = indeterminate.

2. REB is weakly pulled up to V_{CC} internally.



CS48505Ax, CS48520Ax Version 1.02

10 Application and Implementation

10.1 Typical Application




Figure 10-1 Typical RS-485 Network

The typical RS-485 network consists of multiple transceivers connecting in parallel to a bus cable. To eliminate the line reflection, both ends of the cable terminate a termination resistor R_T which should be matched to the characteristic impedance Z_0 of the cable. At the same time, please keep the stub lengths off the main line as short as possible. This parallel termination method could achieve higher data rates over longer cable length. The typical RS-485 network utilizing CS485xxA is shown in Figure 10-1.

10.2 Power Supply Recommendation


To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with 100nF to 220nF ceramic capacitors located as close as possible to the supply pins. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes. At the same time, please keep the voltage in V_{CC} pin with respect to GND pin is below 5.5V.



11 Package Information


11.1 SOIC8 (S) Package

The values for the dimensions are shown in millimeters.




TOP VIEW





RECOMMENDED LAND PATTERN




0.50 0.25 0.25 0.30 0° 0.18 0° 1.04REF


FRONT VIEW

LEFT-SIDE VIEW

11.2 MSOP8 (M) Package


The values for the dimensions are shown in millimeters.












SIDE VIEW




11.3 DFN8 (D) Package


The values for the dimensions are shown in millimeters.



BOTTOM VIEW





MIN	TYP	MAX			
0.70	0.75	0.80			
0.00	0.02	0.05			
	0.203				
0.30	0.35	0.40			
2.90	3.00	3.10			
2.51	2.56	2.61			
2.90	3.00	3.10			
E1 1.55		1.65			
	0.65BSC				
0.35	0.40	0.45			
8					
0.08					
	0.10				
	0.70 0.00 0.30 2.90 2.51 2.90 1.55	0.70 0.75 0.00 0.02 0.203 0.30 0.35 2.90 3.00 2.51 2.56 2.90 3.00 1.55 1.60 0.65BSC 0.35 0.40 8 0.08			



TOP VIEW

12 Soldering Information






Profile Feature	Pb-Free Soldering
Ramp-up rate (T_L = 217°C to peak T_P)	3°C/s max
Time t_s of preheat temp (T_{smin} = 150°C to T_{smax} = 200°C)	60~120 seconds
Time t_L to be maintained above 217°C	60~150 seconds
Peak temperature T _P	260°C
Time t _P within 5°C of actual peak temp	30 seconds max
Ramp-down rate (peak T_P to $T_L = 217^{\circ}C$)	6°C/s max
Time from 25°C to peak temperature T _P	8 minutes max

Table 12-1 Soldering	Temperature	Parameters
----------------------	-------------	------------




13 Tape and Reel Information


REEL DIMENSIONS



TAPE DIMENSIONS



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Pocket Quadrants

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CS48505AS	SOIC8	S	8	2500	330	12.4	6.5	5.4	2.1	8.0	12.0	Q1
CS48520AS	SOIC8	S	8	2500	330	12.4	6.5	5.4	2.1	8.0	12.0	Q1
CS48505AM	MSOP8	М	8	5000	330	12.6	6.55	5.4	1.9	8.0	12.0	Q1
CS48520AM	MSOP8	М	8	5000	330	12.6	6.55	5.4	1.9	8.0	12.0	Q1
CS48505AD	DFN8	D	8	3000	330	12.4	3.3	3.3	1.1	8.0	12.0	Q1
CS48520AD	DFN8	D	8	3000	330	12.4	3.3	3.3	1.1	8.0	12.0	Q1

14 Important Notice

The above information is for reference only and is used to assist Chipanalog customers in design and development. Chipanalog reserves the right to change the above information due to technological innovation without prior notice.

Chipanalog products are all factory tested. The customers shall be responsible for self-assessment and determine whether it is applicable for their specific application. Chipanalog's authorization to use the resources is limited to the development of related applications that the Chipanalog products involved in. In addition, the resources shall not be copied or displayed. And Chipanalog shall not be liable for any claim, cost, and loss arising from the use of the resources.

Trademark Information

Chipanalog Inc. [®], Chipanalog[®] are trademarks or registered trademarks of Chipanalog.



http://www.chipanalog.com