

# CA-IS3062 5kV<sub>RMS</sub> Isolated CAN Transceivers with Integrated DC-DC Converter

## 1 Features

- **Meets the ISO 11898-2 physical layer standards**
- **Integrated DC-DC converter for cable-side power**
- **Integrated protection increases robustness**
  - 5kV<sub>RMS</sub> withstand isolation voltage for 60s (galvanic isolation)
  - ±150kV/μs typical CMTI
  - ±58V fault-tolerant CANH and CANL
  - ±30V extended common-mode input range (CMR)
  - Transmitter dominant timeout prevents lockup, data rates down to 5.5 kbps
  - Thermal shutdown
  - Wide operating temperature range: -40°C to 125°C
- **Date rate is up to 1Mbps**
- **Operating from a single 5V supply on the logic side, CA-IS3062VW provides individual logic supply input**
- **Low loop delay: 150ns (typical), 210ns (maximum)**
- **Ideal passive behavior when unpowered**
- **Wide-body SOIC16-WB(W) package**
- **Safety regulatory approvals**
  - VDE certification according to DIN EN IEC 60747-17(VDE 0884-17):2021-10
  - UL certification according to UL 1577
  - CQC certification according to GB4943.1-2022
  - TUV certification

## 2 Applications

- Industrial Controls
- Building Automation
- Security and Protection System
- Transportation
- Medical
- Telecom

## 3 General Description

The CA-IS3062x are galvanically-isolated CAN transceivers with a built-in isolated DC-DC converter, that eliminates the need for a separate isolated power supply in space constrained isolation designs. The logic input and output buffers separated by a silicon oxide (SiO<sub>2</sub>) insulation barrier provide up to 5kV<sub>RMS</sub> (60s) of galvanic isolation. Isolation improves communication by breaking ground loops and reduces noise where there are large differences in ground potential between ports.


The CA-IS3062W/CA-IS3062VW devices operate from a single 5V supply on the logic side. An integrated DC-DC converter generates the 5V operating voltage for the cable-side. The individual logic supply input of the CA-IS3062VW allows fully compatible +2.7V to +5.5V logic for the logic input and output lines. These devices do not require any external components other than bypass capacitors to realize an isolated CAN port. The transceivers operate up to 1Mbps data rate and feature integrated protection for robust communication, including current limit, thermal shutdown, and the extended ±58V fault protection on the CAN bus for equipment where overvoltage protection is required. The dominant timeout detection prevents bus lockup caused by controller error or by a fault on the TXD input. These CAN receivers also incorporate an input common-mode range (CMR) of ±30V, exceeding the ISO 11898 specification of -2V to +7V.

The CA-IS3062W/CA-IS3062VW are available in wide-body 16 pin SOIC(W) package, operate over -40°C to +125°C temperature range.


### Device information

| Part Number               | Package      | Package size (nominal value) |
|---------------------------|--------------|------------------------------|
| CA-IS3062W<br>CA-IS3062VW | SOIC16-WB(W) | 10.30 mm × 7.50 mm           |

Simplified functional block diagram



CA-IS3062W



CA-IS3062VW

#### 4 Ordering Information

Table 4-1. Ordering Information

| Part #      | $V_{CC}$ (V) | Data Rate (kbps) | Galvanic Isolation ( $V_{RMS}$ ) | Logic Supply Input ( $V_{CCL}$ ) | Package   |
|-------------|--------------|------------------|----------------------------------|----------------------------------|-----------|
| CA-IS3062W  | 4.5~5.5      | 1000             | 5000                             | N/A                              | SOIC16-WB |
| CA-IS3062VW | 4.5~5.5      | 1000             | 5000                             | Yes                              | SOIC16-WB |

# Contents

|          |  |           |           |   |           |
|----------|--|-----------|-----------|---|-----------|
| <b>1</b> | <b>Features .....</b>                          | <b>1</b>  | <b>9</b>  | <b>Detailed Description .....</b>                   | <b>16</b> |
| <b>2</b> | <b>Applications.....</b>                       | <b>1</b>  | 9.1       | Overview .....                                      | 16        |
| <b>3</b> | <b>General Description .....</b>               | <b>1</b>  | 9.2       | CAN Bus Status.....                                 | 16        |
| <b>4</b> | <b>Ordering Information .....</b>              | <b>2</b>  | 9.3       | Receiver .....                                      | 16        |
| <b>5</b> | <b>Revision History .....</b>                  | <b>3</b>  | 9.4       | Transmitter.....                                    | 16        |
| <b>6</b> | <b>Pin Configuration and Functions .....</b>   | <b>4</b>  | 9.5       | Isolated Supply Output .....                        | 17        |
| <b>7</b> | <b>Specifications.....</b>                     | <b>5</b>  | 9.6       | Protection Functions .....                          | 17        |
| 7.1      | Absolute Maximum Ratings <sup>1</sup> .....    | 5         | 9.6.1     | Signal Isolation and Power Isolation .....          | 17        |
| 7.2      | ESD Ratings.....                               | 5         | 9.6.2     | Undervoltage Lockout .....                          | 17        |
| 7.3      | Recommended Operating Conditions .....         | 5         | 9.6.3     | Thermal Shutdown.....                               | 18        |
| 7.4      | Thermal Information .....                      | 5         | 9.6.4     | Current-Limit .....                                 | 18        |
| 7.5      | Insulation Specifications .....                | 6         | 9.6.5     | Transmitter-Dominant Timeout .....                  | 18        |
| 7.6      | Safety-Related Certifications .....            | 7         | <b>10</b> | <b>Application Information .....</b>                | <b>18</b> |
| 7.7      | Electrical Characteristics .....               | 8         | <b>11</b> | <b>Package Information .....</b>                    | <b>21</b> |
| 7.8      | Switching Characteristics.....                 | 9         | <b>12</b> | <b>Soldering Temperature (reflow) Profile .....</b> | <b>22</b> |
| 7.9      | Typical Characteristics .....                  | 10        | <b>13</b> | <b>Tape and Reel Information .....</b>              | <b>23</b> |
| <b>8</b> | <b>Parameter Measurement Information .....</b> | <b>13</b> | <b>14</b> | <b>Important Statement .....</b>                    | <b>24</b> |

## 5 Revision History

| Revision Number | Description   | Revised Date | Page Changed   |
|-----------------|---|--------------|----------------|
| Version 1.00    | NA  |              | N/A            |
| Version 1.01    | Revised logic-side supply current I <sub>CC</sub>   |              | 8              |
|                 | Removed ordering information  |              | 20             |
| Version 1.02    | Updated Table 9-2 Transmitter Truth Table   | 2022/01/10   | 16             |
|                 | Updated description and style of the datasheet  |              | all            |
|                 | Updated recommendations of PCB layout and input/output cap selection  |              | 20             |
|                 | Updated TXD Pin description   |              | 3              |
| Version 1.03    | Add PCB layout guideline and Figure 10-3.   | 2022/01/21   | 20             |
| Version 1.04    | Added new parts of CA-IS3062VW,<br>Updated PCB layout Guidelines.   | 2022/07/12   | 2              |
|                 |   |              | 20             |
| Version 1.05    | Updated POD information   | 2022/12/19   | 21             |
| Version 1.06    | Updated UL certification information and I <sub>CC</sub> current data   | 2023/03/20   | 6              |
| Version 1.07    | Updated typical application circuit and PCB layout information  | 2023/05/19   | 19, 20         |
| Version 1.08    | Update VDE,UL,TUV information   | 2023/09/07   | 6, 7           |
| Version 1.09    | Update VDE,UL,CQC,TUV information   | 2024/04/16   | 1, 6, 7        |
|                 | Update the test conditions of V <sub>IOSM</sub>   |              |                |
| Version 1.10    | Update the description of pin 7 of CA-IS3062VW  | 2024/05/14   | 4, 5, 8, 9, 20 |
|                 | Update the typical value of V <sub>CCL</sub>  |              |                |
|                 | Update the writing method of the maximum load current I <sub>ISO</sub> value and update its annotation                |              |                |
|                 | Add notes to C <sub>i</sub> , C <sub>ID</sub> , CMTI parameters   |              |                |
|                 | Add the maximum values of V <sub>ISO (LINE)</sub> and V <sub>ISO (LOAD)</sub> , and increase the minimum value of EFF |              |                |
|                 | Update recommended PCB power supply routing   |              |                |
| Version 1.11    | Add TUV certification number of IEC62368-1 standard   | 2024/12/17   | 7              |
|                 | Update VDE information of V <sub>IMP</sub> and V <sub>IOSM</sub>  |              | 6-7            |
|                 | Update recommended land pattern of the package  |              | 21             |

## 6 Pin Configuration and Functions




Figure 6-1. CA-IS3062W and CA-IS3062VW Pin Configuration

Table 6-1. CA-IS3062W/CA-IS3062VW Pin Configuration and Description

| Pin name                      | Pin number  |             | Type                    | Description   |
|-------------------------------|-------------|-------------|-------------------------|---|
|                               | CA-IS3062W  | CA-IS3062VW |                         |   |
| V <sub>CC</sub>               | 1           | 1           | Power supply            | Power supply input for the logic side. Bypass V <sub>CC</sub> to GND1 with 0.1μF//10μF capacitor as close to the device as possible.                            |
| GND1                          | 2, 8        | 2, 8        | Ground                  | Logic side ground.  |
| TXD                           | 3           | 3           | Digital I/O             | Transmitter data input. CANH and CANL are in the dominant state when TXD is low. CANH and CANL are in the recessive state when TXD is high.                     |
| NC                            | 4, 6, 7, 14 | 4, 6, 14    | -                       | No connection, do not connect these pins and leave them open.   |
| RXD                           | 5           | 5           | Digital I/O             | Receiver output. RXD is high when the bus is in the recessive state. RXD is low when the bus is in the dominant state.  |
| V <sub>CCL</sub> <sup>1</sup> | ---         | 7           | Power supply            | Logic-supply input. V <sub>CCL</sub> is the logic supply voltage for logic-side input/output. Bypass to GND1 with a 1μF capacitor.                              |
| GND2                          | 9, 10, 15   | 9, 10, 15   | Ground                  | Bus side ground.  |
| CANL                          | 12          | 12          | Differential I/O        | Low-level CAN differential line.  |
| CANH                          | 13          | 13          | Differential I/O        | High-level CAN differential line.   |
| V <sub>ISOIN</sub>            | 11          | 11          | Power supply input Pin  | The power input pin for internal CAN, place a 1μF ceramic and keep the distance within 2mm. Connect this Pin to Pin16.  |
| V <sub>ISO</sub>              | 16          | 16          | Power supply output Pin | Isolated power supply output, provide power for the cable-side. Bypass V <sub>ISO</sub> to GND2 with 0.1μF//10μF capacitors as close to the device as possible. |

**Note:**

1. Logic-Supply Input. V<sub>CCL</sub> can be different voltage from V<sub>CC</sub> supply, which allows fully compatible +2.7V to +5.5V logic for the logic lines.

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>1</sup>

| Parameters            |                                   | Minimum value | Maximum value            | Unit |
|-----------------------|-----------------------------------|---------------|--------------------------|------|
| $V_{CC}$ or $V_{ISO}$ | Power supply voltage <sup>2</sup> | -0.5          | 6.0                      | V    |
| TXD or RXD to GND1    | Logic side voltage (RXD, TXD)     | -0.5          | $V_{CC}/V_{CCL} + 0.5^3$ | V    |
| CANH or CANL to GND2  | Bus side voltage (CANH and CANL)  | -40           | 40                       | V    |
| $I_O$                 | Receiver output current           | -15           | 15                       | mA   |
| $T_J$                 | Junction temperature              |               | 150                      | °C   |
| $T_{STG}$             | Storage temperature range         | -65           | 150                      | °C   |

#### Notes:

- The stresses listed under "Absolute Maximum Ratings" are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.
- All voltage values except differential I/O bus voltages are with respect to the local ground (GND1 or GND2) and are peak voltage values.
- Maximum voltage must not be exceed 6 V.

### 7.2 ESD Ratings

|                                   |  | Numerical value | Unit |
|-----------------------------------|--|-----------------|------|
| $V_{ESD}$ Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, CANH, CANL <sup>1</sup>            | ±6000           | V    |
|                                   | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, other pins <sup>1</sup>            | ±4000           |      |
|                                   | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>2</sup> | ±2000           |      |

#### Notes:

- Per JEDEC document JEP155, 500V HBM allows safe manufacturing of standard ESD control process.
- Per JEDEC document JEP157, 250V CDM allows safe manufacturing of standard ESD control process.

### 7.3 Recommended Operating Conditions

| Parameters                        |   |  | MIN   | TYP                                     | MAX | Unit |
|-----------------------------------|---|--|-------|---|-----|------|
| V <sub>CC</sub>                   | Logic side power voltage                        |  | 4.5   | 5                                       | 5.5 | V    |
| V <sub>CCL</sub>                  | Logic supply input                              |  | 2.375 | 2.5/3.3/5                               | 5.5 |      |
| V <sub>I</sub> or V <sub>IC</sub> | Voltage at bus pins (separately or common mode) |  | −30   |   | 30  | V    |
| V <sub>IH</sub>                   | Input high voltage                              | Driver (TXD)   | 2     | V <sub>CC</sub> /V <sub>CCL</sub> + 0.3 |     | V    |
| V <sub>IL</sub>                   | Input low voltage                               | Driver (TXD)   | −0.3  | 0.8                                     |     | V    |
| I <sub>OH</sub>                   | High-level output current                       | Driver   | −70   |   |     | mA   |
|                                   |   | Receiver   | −2    |   |     |      |
| I <sub>OL</sub>                   | Low-level output current                        | Driver   | 70    |   | mA  |      |
|                                   |   | Receiver   | 2.5   |   |     |      |
| T <sub>A</sub>                    | Ambient temperature                             |  | −40   | 25                                      | 125 | °C   |
| T <sub>J</sub>                    | Junction temperature                            |  | −40   |   | 150 | °C   |
| P <sub>D</sub>                    | Total power dissipation                         | V <sub>CC</sub> = 5.5V, T <sub>A</sub> = 125°C, R <sub>L</sub> = 60Ω, TXD input is 500 kHz, 50% duty cycle square wave | 900   |   |     | mW   |
| T <sub>J(shutdown)</sub>          | Thermal shutdown temperature <sup>1</sup>       |  | 180   |   |     | °C   |

#### Note:

- Extended operation in thermal shutdown may affect device reliability.

### 7.4 Thermal Information

| Heat meter      |  | SOIC16-WB | Unit |
|-----------------|--|-----------|------|
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 68.5      | °C/W |

# CA-IS3062W, CA-IS3062VW

Version 1.11

Shanghai Chipanalog Microelectronics Co., Ltd.

## 7.5 Insulation Specifications

| PARAMETR   |   | TEST CONDITIONS   | VALUE              | UNIT             |
|--|---|---|--------------------|------------------|
| CLR  | External clearance <sup>1</sup>                   | Shortest terminal-to-terminal distance through air  | 8                  | mm               |
| CPG  | External creepage <sup>1</sup>                    | Shortest terminal-to-terminal distance across the package surface   | 8                  | mm               |
| DTI  | Distance through the insulation                   | Minimum internal gap (internal clearance)   | 28                 | μm               |
| CTI  | Comparative tracking index                        | DIN EN 60112 (VDE 0303-11); IEC 60112   | > 600              | V                |
|  | Material group                                    | According to IEC 60664-1  | I                  |                  |
| Overvoltage category per IEC 60664-1   |   | Rated mains voltage ≤ 300 V <sub>RMS</sub>  | I-IV               |                  |
|  |   | Rated mains voltage ≤ 600 V <sub>RMS</sub>  | I-IV               |                  |
|  |   | Rated mains voltage ≤ 1000 V <sub>RMS</sub>   | I-III              |                  |
| DIN V VDE V 0884-17:2021-10 <sup>2</sup>   |   |   |                    |                  |
| V <sub>IORM</sub>  | Maximum repetitive peak isolation voltage         | AC voltage (bipolar)  | 1414               | V <sub>PK</sub>  |
| V <sub>IOWM</sub>  | Maximum working isolation voltage                 | AC voltage; Time dependent dielectric breakdown (TDDB) Test   | 1000               | V <sub>RMS</sub> |
|  |   | DC voltage  | 1414               | V <sub>DC</sub>  |
| V <sub>IOTM</sub>  | Maximum transient isolation voltage               | V <sub>TEST</sub> = V <sub>IOTM</sub> ,<br>t = 60 s (qualification);<br>V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> ,<br>t= 1 s (100% production)   | 7070               | V <sub>PK</sub>  |
| V <sub>IMP</sub>   | Maximum impulse voltage                           | 1.2/50 μs waveform per IEC 62368-1  | 9846               | V <sub>PK</sub>  |
| V <sub>IOSM</sub>  | Maximum surge isolation voltage <sup>3</sup>      | V <sub>IOSM</sub> ≥ 1.3 × V <sub>IMP</sub> ; Tested in oil (qualification test) ,<br>1.2/50 μs waveform per IEC 62368-1   | 12800              | V <sub>PK</sub>  |
| q <sub>pd</sub>  | Apparent charge <sup>4</sup>                      | Method a, After input/output safety test subgroup 2/3,<br>V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s;<br>V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s                             | ≤ 5                | pC               |
|  |   | Method a, After environmental tests subgroup 1,<br>V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s;<br>V <sub>pd(m)</sub> = 1.6 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s                                    | ≤ 5                |                  |
|  |   | Method b1, At routine test (100% production) and preconditioning (type test)<br>V <sub>ini</sub> = 1.2 × V <sub>IOTM</sub> , t <sub>ini</sub> = 1 s;<br>V <sub>pd(m)</sub> = 1.875 × V <sub>IORM</sub> , t <sub>m</sub> = 1 s | ≤ 5                |                  |
| C <sub>IO</sub>  | Barrier capacitance, input to output <sup>5</sup> | V <sub>IO</sub> = 0.4 × sin (2πft), f = 1 MHz   | ~3.5               | pF               |
| R <sub>IO</sub>  | Isolation resistance <sup>5</sup>                 | V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C  | > 10 <sup>12</sup> | Ω                |
|  |   | V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C   | > 10 <sup>11</sup> |                  |
|  |   | V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C   | > 10 <sup>9</sup>  |                  |
|  | Pollution degree                                  |   | 2                  |                  |
| UL 1577  |   |   |                    |                  |
| V <sub>ISO</sub>   | Maximum withstanding isolation voltage            | V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60 s (qualification),<br>V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t = 1 s (100% production)  | 5000               | V <sub>RMS</sub> |
| NOTE:  |   |   |                    |                  |
| 1. Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications. |   |   |                    |                  |
| 2. This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.   |   |   |                    |                  |
| 3. Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.  |   |   |                    |                  |
| 4. Apparent charge is electrical discharge caused by a partial discharge (pd).   |   |   |                    |                  |
| 5. All pins on each side of the barrier tied together creating a two-terminal device.  |   |   |                    |                  |

**7.6 Safety-Related Certifications**

| VDE  | UL   | CQC  | TUV  |
|--|--|--|--|
| Certified according to DIN EN IEC 60747-17(VDE 0884-17):2021-10; EN IEC 60747-17:2020+AC:2021                                      | Certified according to UL 1577 Component Recognition Program | Certified according to GB4943.1-2022       | Certified according to EN 61010-1 and EN 62368-1                               |
| Reinforced Isolation:<br>$V_{IORM}$ : 1414V <sub>pk</sub><br>$V_{IOTM}$ : 7070V <sub>pk</sub><br>$V_{IOSM}$ : 12800V <sub>pk</sub> | Single protection<br>5000V <sub>RMS</sub>                    | Reinforced isolation<br>(Altitude ≤ 5000m) | EN 61010-1:<br>5000V <sub>RMS</sub><br><br>EN 62368-1:<br>5000V <sub>RMS</sub> |
| Certification number:<br>40057278 (Reinforced Isolation)   | Certification number:<br>E511334                             | Certification number:<br>CQC23001406424    | Client reference number:<br>2253313  |

# CA-IS3062W, CA-IS3062VW

Version 1.11

Shanghai Chipanalog Microelectronics Co., Ltd.

## 7.7 Electrical Characteristics

over recommended operating conditions (unless otherwise noted). All typical values are at 25°C with  $V_{CC} = 5\text{ V}$ ,  $V_{CCL} = V_{CC}$ .

| Parameters  |  | Test conditions   | MIN.  | TYP. | MAX. | Unit  |    |
|---|--|---|---|------|------|-------|----|
| Supply Current  |  |   |   |      |      |       |    |
| I <sub>CC</sub>   | Logic-side supply current  | dominant  | V <sub>I</sub> = 0V, R <sub>L</sub> = 60Ω                             | 65   | 95   | 125   | mA |
|   |  | recessive   | V <sub>I</sub> = V <sub>CC</sub>                                      |      | 10   | 20    |    |
| Isolated Power Supply (no-load on bus, unless otherwise)  |  |   |   |      |      |       |    |
| V <sub>ISO</sub>  | Isolated output voltage  | I <sub>ISO</sub> = 0 to 130mA   | 4.75  | 5    | 5.25 | V     |    |
| I <sub>ISO</sub> <sup>1</sup>   | Maximum load current   | R <sub>L</sub> = NC <sup>2</sup>  | 130   |      |      | mA    |    |
|   |  | R <sub>L</sub> = 60Ω  | 90  |      |      |       |    |
|   |  | R <sub>L</sub> = 45Ω  | 80  |      |      |       |    |
| V <sub>ISO(LINE)</sub>  | DC line regulation   | I <sub>ISO</sub> = 50mA, V <sub>CC</sub> = 4.5V to 5.5V                           |   | 2    | 3    | mV/V  |    |
| V <sub>ISO(LOAD)</sub>  | DC load regulation   | I <sub>ISO</sub> = 0 to 130mA   |   | 1%   | 1.5% |       |    |
| EFF   | Efficiency @ maximum load current  | I <sub>ISO</sub> = 130mA, C <sub>LOAD</sub> = 0.1μF    10μF                       | 45%   | 53%  |      |       |    |
| Driver  |  |   |   |      |      |       |    |
| V <sub>O(D)</sub>   | Bus output voltage (dominant)  | CANH  | V <sub>I</sub> = 0V, R <sub>L</sub> = 60Ω; see Figure 8-1, Figure 8-2 | 2.9  | 3.4  | 4.5   | V  |
|   |  | CANL  |   | 0.5  |      | 2     |    |
| V <sub>O(R)</sub>   | Bus output voltage (recessive)   | V <sub>I</sub> = 2V, R <sub>L</sub> = 60Ω; see Figure 8-1, Figure 8-2             | 2   | 2.5  | 3    | V     |    |
| V <sub>OD(D)</sub>  | Differential output voltage (dominant)   | V <sub>I</sub> = 0V, R <sub>L</sub> = 60Ω; see Figure 8-1, Figure 8-2, Figure 8-3 | 1.5   |      | 3    | V     |    |
|   |  | V <sub>I</sub> = 0V, R <sub>L</sub> = 45Ω; see Figure 8-1, Figure 8-2, Figure 8-3 | 1.3   |      | 3    | V     |    |
| V <sub>OD(R)</sub>  | Differential output voltage (recessive)  | V <sub>I</sub> = 3V, R <sub>L</sub> = 60Ω; see Figure 8-1, Figure 8-2             | −80   |      | 80   | mV    |    |
|   |  | V <sub>I</sub> = 3V, no-load  | −0.05   |      | 0.05 | V     |    |
| V <sub>OC(D)</sub>  | Common mode output voltage (dominant)  | see Figure 8-7  | 2   | 2.5  | 3    | V     |    |
| V <sub>OC(pp)</sub>   | Peak to peak common mode output voltage  |   |   | 60   |      | mV    |    |
| I <sub>IH</sub>   | High-level input current, TXD input  | V <sub>I</sub> = 2V   |   |      | 20   | μA    |    |
| I <sub>IL</sub>   | Low-level input current, TXD input   | V <sub>I</sub> = 0.8V   | −20   |      |      | μA    |    |
| I <sub>OS(SS)</sub>   | Short-circuit steady-state output current  | V <sub>CANH</sub> = −30 V, CANL open ; see Figure 8-10                            | −105  | −36  |      | mA    |    |
|   |  | V <sub>CANH</sub> = 30 V, CANL open ; see Figure 8-10                             |   | 0.6  | 2    |       |    |
|   |  | V <sub>CANL</sub> = −30 V, CANH open ; see Figure 8-10                            | −2  | −0.6 |      |       |    |
|   |  | V <sub>CANL</sub> = 30V, CANH open ; see Figure 8-10                              |   | 42   | 105  |       |    |
| Receiver  |  |   |   |      |      |       |    |
| V <sub>IT+</sub>  | Positive-going bus input threshold voltage   |   |   | 0.8  | 0.9  | V     |    |
| V <sub>IT−</sub>  | Negative-going bus input threshold voltage   |   | 0.5   | 0.65 | V    |       |    |
| V <sub>HYS</sub>  | Hysteresis voltage   |   | 50  | 125  |      | mV    |    |
| V <sub>OH</sub>   | High-level output voltage  | I <sub>OH</sub> = −4mA; see Figure 8-6  | V <sub>CC</sub> /V <sub>CCL</sub> − 0.8                               | 4.8  |      | V     |    |
|   |  | I <sub>OH</sub> = −20μA; see Figure 8-6   | V <sub>CC</sub> /V <sub>CCL</sub> − 0.1                               | 5    |      |       |    |
| V <sub>OL</sub>   | High-level output voltage  | I <sub>OL</sub> = 4mA; see Figure 8-6   |   | 0.2  | 0.4  | V     |    |
|   |  | I <sub>OL</sub> = 20μA; see Figure 8-6  |   | 0    | 0.1  |       |    |
| C <sub>I</sub> <sup>3</sup>   | CANH or CANL input capacitance to ground   | TXD = 3V, V <sub>I</sub> = 0.4 x sin(2πft) + 2.5, f = 1MHz                        |   | 24   |      | pF    |    |
| C <sub>ID</sub> <sup>3</sup>  | Differential input capacitance   | TXD = 3V, V <sub>I</sub> = 0.4 x sin(2πft), f= 1MHz                               |   | 12   |      | pF    |    |
| R <sub>IN</sub>   | CANH and CANL input capacitance  | TXD = 3V  | 15  |      | 40   | kΩ    |    |
| R <sub>ID</sub>   | Differential input resistance  | TXD = 3V  | 30  |      | 80   | kΩ    |    |
| R <sub>I(m)</sub>   | Input resistance matching<br>(1 − [R <sub>IN(CANH)</sub> / R <sub>IN(CANL)</sub> ]) x 100% | V <sub>CANH</sub> = V <sub>CANL</sub>   | −2%   | 0%   | 2%   |       |    |
| CMTI <sup>3</sup>   | Common mode transient immunity   | V <sub>I</sub> = 0V or V <sub>CC</sub> ; see Figure 8-11                          | 100   | 150  |      | kV/μs |    |
| Notes:  |  |   |   |      |      |       |    |
| 1. The available output current from V <sub>ISO</sub> will be reduced when T <sub>A</sub> > 85°C, see Figure 7-12.the maximum output current of V <sub>ISO</sub> vs. temperature. |  |   |   |      |      |       |    |
| 2. R <sub>L</sub> = NC means no-load connection between CANH and CANL.  |  |   |   |      |      |       |    |
| 3. The test data is based on bench test and design simulation.  |  |   |   |      |      |       |    |




## 7.8 Switching Characteristics

over recommended operating conditions (unless otherwise noted). All typical values are at 25°C with  $V_{CC} = 5\text{ V}$ ,  $V_{CCL} = V_{CC}$ .

| Parameters   |  | Test conditions                          | MIN | TYP | MAX | Unit |
|--|--|--|-----|-----|-----|------|
| Device   |  |  |     |     |     |      |
| t <sub>loop1</sub>   | Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant | See Figure 8-8.                          | 110 | 150 | 210 | ns   |
| t <sub>loop2</sub>   | Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive |  | 110 | 150 | 210 | ns   |
| Driver   |  |  |     |     |     |      |
| t <sub>PLH</sub>   | TXD propagation delay (recessive to dominant)  | See Figure 8-4.                          | 35  | 75  | 130 | ns   |
| t <sub>PHL</sub>   | TXD propagation delay (dominant to recessive)  |  | 35  | 55  | 100 |      |
| t <sub>r</sub>   | Differential driver output rise time   |  |     | 55  | 100 |      |
| t <sub>f</sub>   | Differential driver output fall time   |  |     | 60  | 105 |      |
| t <sub>TXD_DTO</sub> <sup>1</sup>  | TXD dominant timeout   | C <sub>L</sub> = 100 pF; see Figure 8-9. | 2   | 5   | 8   | ms   |
| Receiver   |  |  |     |     |     |      |
| t <sub>PLH</sub>   | RXD propagation delay (recessive to dominant)  | See Figure 8-6.                          |     | 85  | 140 | ns   |
| t <sub>PHL</sub>   | RXD Propagation delay (dominant to recessive)  |  |     | 60  | 140 |      |
| t <sub>r</sub>   | RXD Output signal rise time  |  |     | 2.5 | 6   |      |
| t <sub>f</sub>   | RXD Output signal fall time  |  |     | 2.5 | 6   |      |
| Note:  |  |  |     |     |     |      |
| 1. The TXD dominant time out (t <sub>TXD_DTO</sub> ) disables the driver of the transceiver once the TXD has been dominant longer than (t <sub>TXD_DTO</sub> ) which releases the bus lines to recessive preventing a local failure from locking the bus dominant. |  |  |     |     |     |      |

**7.9 Typical Characteristics**

over recommended operating conditions (unless otherwise noted). All typical values are at 25°C with  $V_{CC} = 5V$ ,  $V_{CL} = V_{CC}$ .






Figure 7-7.  
Differential output voltage  $V_{OD(D)}$ ,  $R_L = 60\Omega$ ,  $V_{CC} = 5V$




Figure 7-8.  
Differential output voltage  $V_{OD(D)}$ ,  $R_L = 45\Omega$ ,  $V_{CC} = 5V$




Figure 7-9.  
Common-mode output voltage (recessive)  $V_{OC(R)}$ :  $V_{CANH}$ ,  $R_L = 45\Omega$ ,  $V_{CC} = 5V$




Figure 7-10.  
Common-mode output voltage (recessive)  $V_{OC(R)}$ :  $V_{CANL}$ ,  $R_L = 45\Omega$ ,  $V_{CC} = 5V$




Figure 7-11.  
Efficiency vs. load current ( $I_{ISO}$ ) @ different ambient temperature,  $R_L = NC$





Figure 7-12.  
Maximum output current from  $V_{ISO}$  vs. temperature with different  $R_L$  between  $CANH$  and  $CANL$   
 $DR = 1Mbps$ ,  $C_L = 2nF$  (between  $CANH$  and  $CANL$ )

# CA-IS3062W, CA-IS3062VW

Version 1.11

Shanghai Chipanalog Microelectronics Co., Ltd.



## 8 Parameter Measurement Information




Figure 8-1. Driver Voltage and Current Definition




Figure 8-2. Bus Logic State Voltage Definition





Figure 8-3. Driver  $V_{OD}$  with Common Mode Loading Test Circuit



### Notes:

1. The input pulse is supplied by a generator with characteristics: PRR  $\leq$  125 kHz, 50% duty cycle; rise time  $t_r \leq 6$  ns, fall time  $t_f \leq 6$  ns;  $Z_0 = 50 \Omega$ .
2. Load capacitance  $C_L$  includes external circuit (instrumentation and fixture etc.) capacitance.

Figure 8-4. Transmitter Test Circuit and Timing Diagram





Figure 8-5. Receiver Voltage and Current Definition



Notes:

1. The input pulse is supplied by a generator with characteristics: PRR ≤ 125 kHz, 50% duty cycle; rise time  $t_r \leq 6$  ns, fall time  $t_f \leq 6$  ns;  $Z_0 = 50 \Omega$ .
2. Load capacitance  $C_L$  includes external circuit (instrumentation and fixture etc.) capacitance.

Figure 8-6. Receiver Test Circuit and Timing Diagram




Figure 8-7. Peak-to-Peak Output Voltage Test Circuit and Waveform





Figure 8-8. TXD to RXD Loop Delay



Notes:

1. The input pulse is supplied by a generator with characteristics:  $PRR \leq 125 \text{ kHz}$ , 50% duty cycle; rise time  $t_r \leq 6 \text{ ns}$ , fall time  $t_f \leq 6 \text{ ns}$ ;  $Z_0 = 50 \Omega$ .
2. Load capacitance  $C_L$  includes external circuit (instrumentation and fixture etc.) capacitance.

Figure 8-9. Transmitting Dominant Timeout Timing Diagram




Figure 8-10. Driver Short Circuit Current Test Circuit and Measurement




Figure 8-11. Common-Mode Transient Immunity Test Circuit

## 9 Detailed Description

### 9.1 Overview

The CA-IS3062x isolated CAN transceivers provide up to 5000V<sub>RMS</sub> (60s) of galvanic isolation between the CAN cable-side and the logic-side of the transceivers. These integrated transceivers are suitable for applications that have limited board space and require more integration. Only external bypass capacitors are needed to fully realize an isolated CAN port. The devices feature up to 150 kV/μs common mode transient immunity, allow up to 1Mbps communication across an isolation barrier. Robust isolation coupled with high standoff voltage and increased speeds enables efficient communication in noisy environments, making them ideal for communication with the microcontroller in a wide range of applications such as industrial control, building automation, telecom rectifiers, HVACs etc. industrial applications.

The supply voltage range for the logic side is 4.5V to 5.5V (V<sub>CC</sub>), also the CA-IS3062VW provides individual logic supply input and allows fully compatible +2.7V to +5.5V logic for the digital lines. Power isolation is achieved with an integrated DC-DC convertor to generate a regulated 5V supply for the cable-side. The receiver input common-mode range is ±30V, exceeding the ISO 11898 specification of -2V to +7V, and the fault tolerant is up to ±58V. Dominant timeout prevents the bus from being blocked by a hung-up microcontroller, and the outputs CANH and CANL are short-circuit current-limited, protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs in a high-impedance state.

### 9.2 CAN Bus Status

The CAN bus has two states: dominant and recessive. In the dominant state (a zero bit, used to determine message priority), CANH-CANL are defined to be logic '0' when the voltage across them is between +1.5V and +3V (higher than 0.9V). In the recessive state (a 1-bit and the state of the idle bus), the driver is defined to be logic '1' when differential voltage is between -80mV and +80mV, or when it is near zero(lower than 0.5V), see Figure 8-2.

### 9.3 Receiver

The receiver reads the differential input from the bus line (CANH and CANL) and transfers this data as a single-ended output RXD to the CAN controller. The internal comparator senses the difference voltage V<sub>DIFF</sub> = (V<sub>CANH</sub>-V<sub>CANL</sub>), with respect to an internal threshold of 0.7V. If V<sub>DIFF</sub> > 0.9V, a logic-low is present on RXD; If V<sub>DIFF</sub> < 0.5V, a logic-high is present. The CANH and CANL common-mode range is ±30V in normal mode. RXD is a logic-high when CANH and CANL are shorted or terminated and un-driven. See Table 9-1 for more details.

**Table 9-1. Receiver Truth Table**

| V <sub>ID</sub> =V <sub>CANH</sub> -V <sub>CANL</sub> | BUS STATE     | RXD           |
|---|---------------|---------------|
| V <sub>ID</sub> ≥ 0.9V                                | Dominant      | Low           |
| 0.5V < V <sub>ID</sub> < 0.9V                         | Indeterminate | Indeterminate |
| V <sub>ID</sub> ≤ 0.5V                                | Recessive     | High          |
| Open (V <sub>ID</sub> ≈ 0V)                           | Open          | High          |

### 9.4 Transmitter

The transmitter converts a single-ended input signal (TXD) from the local CAN controller to differential outputs for the bus lines CANH and CANL. The truth table for the transmitter is provided in Table 9-2. CANH and CANL outputs are short-circuit current limited and are protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs in a high-impedance state.



**Table 9-2. Transmitter Truth Table (When not connected to the bus)**

| $V_{CC}$   | INPUT        | TXD LOW TIME     | OUTPUT      |             | BUS STATE |
|------------|--------------|------------------|-------------|-------------|-----------|
|            | TXD          |                  | CANH        | CANL        |           |
| Power Up   | Low          | $< t_{TXD\_DTO}$ | High        | Low         | Dominant  |
|            | Low          | $> t_{TXD\_DTO}$ | $V_{ISO}/2$ | $V_{ISO}/2$ | Recessive |
|            | High or Open | X                | $V_{ISO}/2$ | $V_{ISO}/2$ | Recessive |
| Power Down | X            | X                | Hi-Z        | Hi-Z        | Hi-Z      |

X = Don't care, Hi-Z = high-impedance.

## 9.5 Isolated Supply Output

The integrated DC-DC converter provides up to 650mW of isolated power with +5V fixed output voltage configuration. The maximum output current from  $V_{ISO}$  is shown as Table 9-3. Note that the  $I_{ISO}$  value in Table 9-3 is the maximum output current at +25°C. With the increase of temperature, especially when the temperature exceeds +85°C, the maximum load current will be decreased, see Figure 7-12. Maximum output current from  $V_{ISO}$  at different temperature and bus load.

**Table 9-3. Maximum Output Current of  $V_{ISO}$  @  $T_A = 25^\circ\text{C}$** 

| Supply voltage $V_{CC}$ (V) | $V_{ISO}$ (V) | $R_L$ ( $\Omega$ ) between CANH and CANL | $I_{ISO}$ (mA) |
|-----------------------------|---------------|--|----------------|
| 4.5~5.5                     | 5             | NC <sup>1</sup>                          | 130            |
| 4.5~5.5                     | 5             | 60                                       | 90             |
| 4.5~5.5                     | 5             | 45                                       | 80             |

**Note:**  
1. NC means no-load connection between CANH and CANL.

## 9.6 Protection Functions

### 9.6.1 Signal Isolation and Power Isolation

The CA-IS3062x devices integrated digital galvanic isolators using Chipanalog's capacitive isolation technology based on the ON-OFF keying (OOK) modulation scheme, allow data transmission between the controller side and cable side of the transceiver with different power domains. Also, the power isolation is achieved with an integrated DC-DC convertor to generate a regulated 5V supply for the cable-side.

### 9.6.2 Undervoltage Lockout

Both CA-IS3062W and CA-IS3062VW devices have undervoltage detection on  $V_{CC}$  supply terminal, the CA-IS3062VW also features undervoltage detection on  $V_{CCL}$  supply terminal, that place the device in protected mode during an undervoltage event on  $V_{CCL}$  or/and  $V_{CC}$ , see Table 9-3 and Table 9-4. Once the undervoltage condition is cleared and the supply voltage has returned to a valid level, the devices transition to normal mode. The host controller should not attempt to send or receive messages until the transceivers enter normal mode.

**Table 9-4. CA-IS3062W Undervoltage Lockout**

| $V_{CC}$          | DEVICE STATE   | BUS OUTPUT     | RXD            |
|-------------------|----------------|----------------|----------------|
| $> V_{CC(UVLO+)}$ | Normal         | Per TXD        | Mirrors Bus    |
| $< V_{CC(UVLO-)}$ | Protected mode | High Impedance | High Impedance |

**Table 9-5. CA-IS3062VW Undervoltage Lockout**

| V <sub>CC</sub>          | V <sub>CCL</sub>          | DEVICE STATE   | BUS OUTPUT     | RXD            |
|--------------------------|---------------------------|----------------|----------------|----------------|
| > V <sub>CC(UVLO+)</sub> | > V <sub>CCL(UVLO+)</sub> | Normal         | Per TXD        | Mirrors Bus    |
| < V <sub>CC(UVLO-)</sub> | > V <sub>CCL(UVLO+)</sub> | Protected mode | High Impedance | High Impedance |
| > V <sub>CC(UVLO+)</sub> | < V <sub>CCL(UVLO-)</sub> | Protected mode | High Impedance | High Impedance |
| < V <sub>CC(UVLO-)</sub> | < V <sub>CCL(UVLO-)</sub> | Protected mode | High Impedance | High Impedance |

### 9.6.3 Thermal Shutdown

If the junction temperature of the CA-IS3062W/CA-IS3062VW devices exceed the thermal shutdown threshold  $T_{J(shutdown)}$  (180°C, typ.), the devices turn off the CAN driver circuits thus blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops to normal operation temperature of the device (160°C, typ.).

### 9.6.4 Current-Limit

The CA-IS3062x protect the transmitter output stage against a short-circuit to a positive or negative voltage by limiting the driver current. However, this will cause large supply current and dissipation. Thermal shutdown further protects the devices from excessive temperatures that may result from a short circuit. The transmitter returns to normal operation once the short is removed.

### 9.6.5 Transmitter-Dominant Timeout

The CA-IS3062x devices feature a transmitter-dominant timeout ( $t_{TXD\_DTO}$ ) that prevents erroneous CAN controllers from clamping the bus to a dominant level by maintaining a continuous low TXD signal. When TXD remains in the dominant state (low) for greater than  $t_{TXD\_DTO}$ , the transmitter is disabled, releasing the bus to a recessive state. After a dominant timeout fault, the transmitter is re-enabled when receiving a rising edge at TXD. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. So the minimum transmitted data rate can be calculated as:  $11 \text{ bits}/t_{TXD\_DTO} = 11 \text{ bits} / 2\text{ms} = 5.5\text{kbps}$ . The transmitter-dominant timeout limits the minimum possible data rate of the CA-IS3062W/CA-IS3062VW to 5.5kbps.

## 10 Application Information

CAN interface has been a very popular serial communication standard in the industry and automotive applications due to its excellent prioritization and arbitration capabilities. In systems with different voltage domains, isolation is typically used to protect the low voltage side from the high voltage side in case of any faults. The CA-IS3062x provide complete isolated solution for these kind of applications, see Figure 10-1 the typical application circuit.

The CA-IS3062x devices can operate up to 1Mbps data rate. However, the maximum data rate is limited by the bus loading, number of nodes, cable length etc. factors. For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum data rate, number of nodes often lower. The ISO11898 Standard specifies a maximum of 30 nodes. However, with careful design, and consider of high input impedance of the CA-IS3062x, designers can have many more nodes (up to 110) on the CAN bus.




Figure 10-1. Typical Application Circuit

In multi-drop CAN applications, it is important to maintain a single linear bus of uniform impedance that is properly terminated at each end. A star, ring, or tree configuration should never be used. Any deviation from the end-to-end wiring scheme creates a stub. High-speed data edges on a stub can create reflections back down to the bus. These reflections can cause data errors by eroding the noise margin of the system. Although stubs are unavoidable in a multi-drop system, care should be taken to keep these stubs as short as possible, especially when operating with high data rates. See Figure 10-2, the typical CAN bus operating circuit, termination may be a single 120Ω resistor ( $R_T$ ) at the end of the bus, either on the cable or in a terminating node; or split termination, the two 60Ω termination resistors in parallel may be used if filtering and stabilization of the common mode voltage of the bus is desired.




Figure 10-2. Typical CAN Bus Operating Circuit

# CA-IS3062W, CA-IS3062VW

Version 1.11

Shanghai Chipanalog Microelectronics Co., Ltd.

To ensure reliable operation at all data rates, it is strongly recommended to bypass  $V_{CC}$  and  $V_{ISO}$  with  $0.1\mu F$  ||  $10\mu F$  low-ESR ceramic capacitors to GND1 and GND2 respectively. Place the bypass capacitors as close to the power supply input/output pins as possible. The PCB designer should follow some critical recommendations in order to get the best performance from the design. For the high-speed operating digital circuit boards, we recommend to use the standard FR-4 PCB material and a minimum of four layers is required to accomplish a low EMI PCB design. Also, keep the input/output traces as short as possible, avoid using vias to make low-inductance paths for the signals. For harsh industrial environments, external protection might be necessary to protect the CAN transceiver during normal operation. If the  $10\mu F$  ceramic capacitor can't be placed for some reason, a  $4.7\mu F$  ceramic capacitor is the minimal value needed. Place the  $10\mu F$  ceramic close to  $V_{CC}$  and  $V_{ISO}$  pins and keep distance within 2mm. The input/output ceramic capacitor and the IC must be placed on the same PCB layer and connected without any vias to reduce parasite. The recommended PCB layout of CA-IS3062VW is shown in Figure 10-3. For the logic supply input, we recommend to use a  $1\mu F$  ceramic capacitors with X5R or X7R between  $V_{CCL}$  pin and GND1.  $V_{ISO}$ (PIN11) is power pin for CAN module inside, place a  $1\mu F$  ceramic capacitors as close as possible to this pin.






Figure 10-3. Recommended PCB Layout

## 11 Package Information


### Wide-body SOIC16 Package Outline




TOP VIEW



RECOMMENDED LAND PATTERN




FRONT VIEW



LEFT SIDE VIEW

#### Note:


1. All dimensions are in millimeters, angles are in degrees.

**12 Soldering Temperature (reflow) Profile**

**Figure 12-1. Soldering Temperature (reflow) Profile**
**Table 12-1. Soldering Temperature Parameter**


| Profile Feature   | Pb-Free Soldering |
|---|-------------------|
| Ramp-up rate ( $T_L = 217^{\circ}\text{C}$ to peak $T_p$ )  | 3°C/s max         |
| Time $t_s$ of preheat temp ( $T_{smin} = 150^{\circ}\text{C}$ to $T_{smax} = 200^{\circ}\text{C}$ ) | 60~120 seconds    |
| Time $t_L$ to be maintained above 217°C   | 60~150 seconds    |
| Peak temperature $T_p$  | 260°C             |
| Time $t_p$ within 5°C of actual peak temp   | 30 seconds max    |
| Ramp-down rate (peak $T_p$ to $T_L = 217^{\circ}\text{C}$ )   | 6°C/s max         |
| Time from 25°C to peak temperature $T_p$  | 8 minutes max     |

13 Tape and Reel Information

REEL DIMENSIONS




TAPE DIMENSIONS



|    |   |
|----|---|
| A0 | Dimension designed to accommodate the component width     |
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| CA-IS3062W  | SOIC         | W               | 16   | 1000 | 330                | 16.4               | 10.9    | 10.7    | 3.2     | 12.0    | 16.0   | Q1            |
| CA-IS3062VW | SOIC         | W               | 16   | 1000 | 330                | 16.4               | 10.9    | 10.7    | 3.2     | 12.0    | 16.0   | Q1            |

**14 Important Statement**

The above information is for reference only and intended to help Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

**Trademark information**

Chipanalog Inc.® and Chipanalog® are registered trademarks of Chipanalog.



<http://www.chipanalog.com>