

CA-IS309x 5kV_{RMS} Isolated RS-485 Transceivers with Integrated DC-DC Converter

1. Features

High-Performance and Compliant with RS-485 EIA/TIA-485 Standard

- Data rate: up to 20Mbps for CA-IS3098 and 0.5Mbps for CA-IS3092
- 1/8 unit load enables up to 256 nodes on the bus
- 3V to 5.5V supply voltage range, and the CA-IS3092VW/CA-IS3098VW provide individual logic supply input

• Integrated DC-DC Converter for Cable-side Power

- 3.3V and 5V output options $(V_{ISO} \le V_{CC})$
- High integration with internal transformer
- Soft-start reduces input inrush current
- Overload and short-circuit protection
- Thermal shutdown

• Integrated Protection for Robust Communication

- 5kV_{RMS} withstand isolation voltage for 60s (galvanic isolation)
- ±150kV/μs typical CMTI
- High lifetime: >40 years
- ±20kV Human Body Model (HBM) ESD protection on bus I/O, ±6kV HBM ESD protection on logic I/O
- True fail-safe guarantees known receiver output
 state
- Wide operating temperature range: -40°C to 125°C

• Wide-body SOIC16-WB(W) Package

Safety Regulatory Approvals

- VDE certification according to DIN EN IEC 60747-17(VDE 0884-17):2021-10
- UL certification according to UL 1577
- CQC certification according to GB4943.1-2022
- TUV certification:
 - according to EN 61010-1
 - according to EN 62368-1

2. Applications

- Industrial Automation Equipment
- Grid infrastructure
- Solar inverter
- Motor drivers

HVAC

3. General Description

The CA-IS309x family of devices is galvanically-isolated RS-485 transceivers with built-in isolated DC-DC converter, that eliminates the need for a separate isolated power supply in space constrained isolated designs. All devices of this family have the logic input and output buffers separated by a silicon oxide (SiO₂) insulation barrier that provides up to $5kV_{RMS}$ (60s) of galvanic isolation and $\pm 150kV/\mu s$ typical CMTI. Isolation improves data communication stability by breaking ground loops and reduces noise where there are large differences in ground potential between ports. An integrated DC-DC converter generates the 3.3V or 5V operating voltage for the cable-side.

The CA-IS309x family of devices is designed for high-speed multi-drop operation with high ESD protection of up to ±20kV HBM on the bus pins. The receiver is 1/8-unit load, allowing up to 256 transceivers (loads) on a common bus. The CA-IS3092W/CA-IS3092VW and CS-IS3098W/CA-IS3098VW provide half-duplex transceivers, the driver and receiver enable pins let any node at any given moment be configured in either transmit or receive mode which decreases cable requirements. The individual logic supply input of CA-IS3092VW and CA-IS3098VW devices allows fully compatible 2.7V to 5.5V logic on logic input/output lines.


The CA-IS309x series devices are available in wide-body 16-pin SOIC package which are the industry standard isolated RS-485 package, and operate over -40°C to +125°C temperature range.

Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CA-IS3092W		
CA-IS3092VW	COLCAC MAD(MA)	10.20 7.50
CA-IS3098W	SOIC16-WB(W)	10.30 mm × 7.50 mm
CA-IS3098VW		



CA-IS309x Functional Block Diagram



4. Ordering Information

Table 4-1. Ordering Information

Part Number	Full/half duplex	Data Rate (Mbps)	V _{ISO} (V)	V _{CCL}	Package
CA-IS3092W	Half-Duplex	0.5	3.3/5.0	No	SOIC16-WB(W)
CA-IS3092VW	Half-Duplex	0.5	3.3/5.0	Yes	SOIC16-WB(W)
CA-IS3098W	Half-Duplex	20	3.3/5.0	No	SOIC16-WB(W)
CA-IS3098VW	Half-Duplex	20	3.3/5.0	Yes	SOIC16-WB(W)



Contents

1.	Featu	ures	1
2.	Appli	ications	1
3.	Gene	eral Description	1
4.	Orde	ring Information	2
5.		Configuration and Description	
6.		ifications	
	6.1.	Absolute Maximum Ratings ¹	
	6.2.	ESD Ratings	5
	6.3.	Recommended Operating Conditions	5
	6.4.	Thermal Information	5
	6.5.	Insulation Specifications	6
	6.6.	Safety-Related Certifications	7
	6.7.	Electrical Characteristics	8
	6.7	7.1. Driver	8
	6.7	7.2. Receiver	8
	6.8.	Supply Current	9
	6.9.	Switching Characteristics	10
	6.9	9.1. Driver	10
	6.9	9.2. Receiver	
	6.10.	Typical Operating Characteristics	11
7.	Parar	meter Measurement Information	15

8.	Deta	ailed D	escription	18
	8.1.	Logi	c Input	18
	8.2.	Fail-	Safe Receiver	18
	8.3.	Driv	er	19
	8.4.	Prot	ection Functions	19
	8	.4.1.	Signal Isolation and Power Isolation .	19
	8	.4.2.	Undervoltage Lockout	19
	8	.4.3.	Thermal Shutdown	20
	8	.4.4.	Current-Limit	20
	8.5.	Isola	nted Supply Output	20
9.	App	licatio	ns Information	21
	9.1.	Ove	rview	21
	9.2.	Турі	cal Application	22
	9.3.	256	transceivers on the bus	22
	9.4.	PCB	Layout	22
10.	Pack	cage In	formation	24
11.	Sold	lering I	nformation	25
12.	Tape	e and R	Reel Information	26
13.			istory	
14.	Imp	ortant	Notice	28



5. Pin Configuration and Description




Figure 5-1. CA-IS3092W/CA-IS3098W/CA-IS3092VW/CA-IS3098VW SOIC16 Top View

Table 5-1. CA-IS3092W/CA-IS3098W/CA-IS3092VW/CA-IS3098VW Pin Description and Functions

	PIN N	umber				
Name	CA-IS3092W CA-IS3098W	CA-IS3092VW CA-IS3098VW	Туре	Description		
Vcc	1	1	Power Supply	Logic-Side Power Input and DC-DC converter supply input. Bypass V_{CC} to GNDA with both $0.1\mu F$ and at least $10\mu F$ capacitors as close to the device as possible.		
GNDA	2, 8	2, 8	GND	Logic-Side Ground. GNDA is the ground reference for digital signals of logic side.		
RO	3	3	Digital I/O	Receiver Data Output. Drive \overline{RE} low to enable receiver R_X . With \overline{RE} low, RO is high when $(V_A - V_B) > -50 \text{mV}$ and is low when $(V_A - V_B) < -200 \text{mV}$. RO is high impedance when \overline{RE} is high.		
RE	4	4	Digital I/O	Drive RE high to disable R_X . RO is high-impedance when RE is high.		
DE	5	5	Digital I/O	internal weak pull-down to GNDA.		
DI	6	6	Digital I/O	Driver Input. With DE high, a logic low on DI forces the noninverting output (A) low and the inverting output (B) high; a logic high on DI forces the noninverting output high and the inverting output low.		
V _{CCL} ¹		7	Power Supply	Logic-supply input. V_{CCL} is the logic supply voltage for logic-side input/output. Bypass to GNDA with a $1\mu F$ capacitor.		
GNDB	9, 15	9, 15	GND	Cable Side Ground. GNDB is the ground reference for the RS-485 bus signals.		
SEL ²	10	10	Digital I/O	Output voltage V_{ISO} select pin: $V_{ISO} = 5.0 \text{ V}$ when SEL is shorted to V_{ISO} ; $V_{ISO} = 3.3 \text{ V}$ when SEL is shorted to GNDB or floating;		
NC	7, 11, 14	11		No internal connection		
Α	12	12	Bus I/O	Non-inverting RS-485 receiver input and driver output.		
В	13	13	Bus I/O	Inverting RS-485 receiver input and driver output.		
V _{ISOIN}		14	Power Supply	Cable side power supply input. Bypass V_{ISOIN} to GNDB with at least $1\mu F$ capacitor as close to the device as possible.		
V _{ISO}	16	16	Power Supply	Isolated DC-DC power supply output. Cable Side Power supply. Bypass V_{ISO} to GNDB with both $0.1\mu\text{F}$ and at least $10\mu\text{F}$ capacitors as close to the device as possible.		

Notes:

- 1. Logic-Supply Input. V_{CCL} can be different voltage from V_{CC} supply, which allows fully compatible +2.5V to +5.5V logic for digital input/output.
- 2. $V_{ISO} \le V_{CC}$, this means if $V_{CC} = 3.3V$, SEL pin must be floating or connected to GNDB and set the V_{IOS} output to 3.3V; if $V_{CC} = 5.0V$, there is no connection limit for SEL pin.



6. Specifications

6.1. Absolute Maximum Ratings¹

	PARAMETER	MIN	MAX	UNIT
V _{CC} , V _{CCL}	Logic-side Supply Voltage ²	-0.5	6.0	V
V _{ISO} , V _{ISOIN}	Cable-side Supply Voltage ²	-0.5	6.0	V
V _{IO1}	Logic Voltage (DI, DE, $\overline{\text{RE}}$, RO)	-0.5	$V_{CC}/V_{CCL} + 0.5^3$	V
V _{IO2}	Cable-side logic voltage (SEL)	-0.5	$V_{ISO}/V_{ISOIN} + 0.5^3$	V
V _{BUS}	Voltage on bus I/Os (A, B)	-8	13	V
I ₀	Output current on RO	-20	20	mA
T _J	Junction Temperature		150	°C
T _{STG}	Storage Temperature	-65	150	°C
1				

Notes:

- 1. The stresses listed under "Absolute Maximum Ratings" are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.
- 2. All voltage values except differential I/O bus voltages are with respect to the local ground (GNDA or GNDB) and are peak voltage values.
- 3. Maximum voltage must not exceed 6V.

6.2. ESD Ratings

	PARAMETER		VALUE	UNIT
		Bus pins to GNDB	±20	
V _{ESD} Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	Other pins on cable-side to GNDB	±6	La r
discharge		All pins on logic-side to GNDA	±6	kV
	Charged device model (CDM), per JEDEC specification JESD22-C1	LO1, all pins	±2	

6.3. Recommended Operating Conditions

	PARAMETER	Min	Тур.	Max	Unit
V _{CC} ¹	Supply voltage on logic side	3.15	3.3 or 5	5.5	V
V _{CCL}	Logic supply voltage	2.375	3.3 or 5	5.5	V
V _{oc}	Common mode voltage at bus pins: A, B, Y and Z	-7		12	V
V _{ID}	Differential input voltage V _{AB}	-12		12	V
R _L	Differential load	54			Ω
V _{IH}	Input high voltage (DI, DE to GNDA)	2.0		V_{CC}/V_{CCL} +0.3	V
V _{IL}	Input low voltage (DI, DE to GNDA)	-0.3		0.8	V
V _{IH}	Input high voltage (RE to GNDA)	0.7 x V _{CC} /V _{CCL}		V_{CC}/V_{CCL} +0.3	V
V _{IL}	Input low voltage (RE to GNDA)	-0.3		0.3 x V _{CC} /V _{CCL}	V
DR	Data rate of the CA-IS3092W/CA-IS3092VW			0.5	Mbps
DR	Data rate of the CA-IS3098W/ CA-IS3098VW			20	Mbps
T _A	Ambient Temperature	-40		125	°C
	·			_	

Note:

6.4. Thermal Information

THERMAL METRIC	CA-IS309x	Unit	
I HERIVIAL IVIETRIC	SOIC16-WB(W)	Onit	
R _{0JA} Junction-to-ambient thermal resistance	68.5	°C/W	

^{1.} $V_{ISO} \le V_{CC}$, this means if $V_{CC} = 3.3V$, SEL pin must be floating or connected to GNDB and set the V_{IOS} output to 3.3V; if $V_{CC} = 5.0V$, there is no connection limit for SEL pin.



6.5. Insulation Specifications

	PARAMETR	TEST CONDITIONS	VALUE	UNIT
CLR	External clearance ¹	Shortest terminal-to-terminal distance through air	8	mm
CPG	External creepage ¹	Shortest terminal-to-terminal distance across the package surface	8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	28	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
		Rated mains voltage ≤ 300 V _{RMS}	I-IV	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 400 V _{RMS}	I-IV	
		Rated mains voltage ≤ 600 V _{RMS}	1-111	
DIN V VI	DE V 0884-11:2017-01 ²		I.	1
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	V_{PK}
V _{IOWM}	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) Test	1000	V _{RMS}
	0	DC voltage	1414	V_{DC}
V _{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$, t = 1 s (100% production)	7070	V _{PK}
V _{IMP}	Maximum impulse voltage	1.2/50-µs waveform per IEC 62368-1	9846	V_{PK}
V _{IOSM}	Maximum surge isolation voltage ³	$V_{IOSM} \ge 1.3 \text{ x } V_{IMP}$; Tested in oil (qualification test), 1.2/50- μ s waveform per IEC 62368-1	12800	V _{PK}
		Method a, After input/output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10$ s	≤ 5	
q _{pd}	Apparent charge ⁴	Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60 \text{ s}$; $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10 \text{ s}$	≤ 5	pC
		Method b1, At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}, t_{ini} = 1 \text{ s};$ $V_{pd(m)} = 1.875 \times V_{IORM}, t_m = 1 \text{ s}$	≤5	
C _{IO}	Barrier capacitance, input to output ⁵	$V_{IO} = 0.4 \times \sin(2\pi ft)$, $f = 1 \text{ MHz}$	~ 3.5	pF
		V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	<u> </u>
R _{IO}	Isolation resistance ⁵	$V_{1O} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	> 10 ¹¹	Ω
		$V_{10} = 500 \text{ V at T}_{S} = 150^{\circ}\text{C}$	> 109	1
	Pollution degree	-	2	
UL 1577	<u>~</u>	1	1	1
V _{ISO}	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$, t = 60 s (qualification), $V_{TEST} = 1.2 \times V_{ISO}$, t = 1 s (100% production)	5000	V _{RMS}

NOTE:

- Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases.
 Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- 2. This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- 3. Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- 4. Apparent charge is electrical discharge caused by a partial discharge (pd).
- 5. All pins on each side of the barrier tied together creating a two-terminal device.



6.6. Safety-Related Certifications

VDE	UL	cqc	TUV
Certified according to DIN EN	Certified according to UL 1577	Certified according to	Certified according to EN 61010-1
IEC 60747-17(VDE 0884-	Component Recognition	GB4943.1-2022	and EN 62368-1
17):2021-10; EN IEC 60747-	Program		
17:2020+AC:2021			
Reinforced isolation	Single protection:	Reinforced isolation	EN 61010-1:
VIORM: 1414VPK	5000V _{RMS}	(Altitude≤5000m)	5000V _{RMS}
VIOTM: 7070VPK			
Viosm: 12800Vpк			EN 62368-1:
			5000V _{RMS}
Certification number:	Certification number:	Certification number:	Client reference number:
40057278 (Reinforced isolation)	E511334	CQC23001406424	2253313



6.7. Electrical Characteristics

6.7.1. Driver

All typical specs are at V_{CC} = 5V, V_{CCL} = V_{CC} , V_{ISOIN} = V_{ISO} , T_A = 25°C, Min/Max specs are over recommended operating conditions unless otherwise specified.

	Parameter	Test Condition	Min	Тур.	Max	Unit
IV I	Driver differential output voltage	I _O = 0mA, unloaded bus. SEL = LOW or floating		2.9		V
V _{OD1}	Driver differential output voltage	I _O = 0mA, unloaded bus. SEL = HIGH	3.7	4.6		V
IV I	Driver differential output voltage	R_L =54 Ω , see Figure 7-1, SEL = LOW or floating	1.5	2		٧
V _{OD2}	Driver differential output voltage	R_L =54Ω, see Figure 7-1, SEL = HIGH	2.1	3.6		V
V _{OD3}	Driver differential output voltage with bus load	V _{test} = -7V to 12V, see Figure 7-1	1.5			V
Δ V _{OD}	Change in differential output voltage between two states	R_L =54 Ω , or R_L =100 Ω , see Figure 7-1	-0.2		0.2	V
V _{OC}	Common-mode output voltage	R_L =54 Ω or R_L =100 Ω , see Figure 7-1	1	V _{ISO} /2	3	V
ΔV _{OC}	Change in steady-state common-mode output voltage between two states	R_L =54 Ω or R_L =100 Ω , see Figure 7-1	-0.2		0.2	V
I _{IH} , I _{IL}	Input leakage current	DI, DE = 0V or V _{CC}	-20		20	μΑ
	Chart sing it automate (V 1900)	DE = V_{CC} , DI = 0V or V_{CC} , V_A or V_B = -7V	450		450	
los	Short-circuit output current ($V_0 = HIGH$)	DE = V_{CC} , DI = $0V$ or V_{CC} , V_A or V_B = $12V$	-150		150	mA
CMTI ¹	Common mode transient immunity	V _{CM} = 1500V; See Figure 7-6	100	150		kV/μs
Notes: 1. Th	ne test data is based on bench test and design	simulation.				

6.7.2. Receiver

All typical specs are at V_{CC} = 5V, V_{CCL} = V_{CC} , V_{ISOIN} = V_{ISO} , T_A = 25°C, Min/Max specs are over recommended operating conditions unless otherwise specified.

	Parameter	Test Condition	Min	Тур.	Max	Unit	
V _{OH}	Output logic high voltage	V _{CC} =5V, I _{OH} =4mA	V _{CC} -0.4	4.8		V	
V ОН	Output logic mgm voltage	V _{CC} =3.3V, I _{OH} =-4mA	V _{CC} -0.4	3		V	
V	Output logic low voltage	V _{CC} =5V, I _{OL} =4mA		0.2	0.4	V	
VOL		V _{CC} =3.3V, I _{OL} =4mA		0.2	0.4	V	
V _{IT+(IN)}	Positive-going input threshold voltage			-110	-50	mV	
V _{IT-(IN)}	Negative-going input threshold voltage		-200	-140		mV	
V _{I(HYS)}	Receiver input hysteresis			30		mV	
		V _A or V _B = 12V, other inputs = 0V		75	125		
	Due input current	V_A or V_B =12V, V_{CC} = 0V, other inputs = 0V		80	125		
Ц	Bus input current	V_A or $V_B = -7V$, other inputs = 0 V	-100	-40		μΑ	
		V_A or $V_B = -7V$, $V_{CC} = 0V$, other inputs = $0V$	-100	-40		1	
I _{IH}	Input current on $\overline{\text{RE}}$ pin	$V_{IH} = V_{CC}$	-20		20	μΑ	
I _{IL}	Input current on \overline{RE} pin	V _{IL} = 0 V	-20		20	μΑ	
R _{ID}	Differential input resistance	A, B	96			ΚΩ	



6.8. Supply Current

CHIPANALOG

All typical specs are at V_{CC} = 5V, V_{CCL} = V_{CC} , V_{ISOIN} = V_{ISO} , T_A = 25°C, Min/Max specs are over recommended operating conditions.

	Parameter		Test Condition		Min	Тур.	Max	Unit	
Isolated Po	wer Supply (without bus load		<u> </u>	•	1				
V _{ISO}	Isolated supply output		V_{CC} = 5V, SEL = V_{IS}		4.75	5	5.25	V	
V 15U		$I_{ISO} = 0$ to 75mA, \	$V_{\rm CC}$ = 3.3V, SEL = GI		3.13	3.3	3.47	•	
		$R_L = NC^2$	$V_{CC} = 5V$, SEL = GNDB or V _{ISO}	130				
		IL - IVC	$V_{CC} = 3.3$	3V, SEL = GNDB	75				
l _{ISO} I			$V_{CC} = 5V$, SEL = V _{ISO}	80				
	Maximum load current ¹	$R_L = 100\Omega$	$V_{CC} = 5V$, SEL = GNDB	105			mA	
	iviaxiiiiuiii ioau current*	Waxiiilaiii load cuireiic		$V_{CC} = 3.3$	BV, SEL = GNDB	40			ША
			$V_{CC} = 5V$, SEL = V _{ISO}	55				
		$R_L = 54\Omega$	$V_{CC} = 5V$, SEL = GNDB	85				
			$V_{CC} = 3.3$	BV, SEL = GNDB	30				
I _{ISO(LINE)}	DC line regulation	I_{ISO} = 50mA, V_{CC} =	4.5 to 5.5V, SEL =	GNDB or V _{ISO}		2		mV/	
ISO(LINE)	DC line regulation	I_{ISO} = 50mA, V_{CC} =	3.15 to 3.6V, SEL =	= GNDB		2		1117/	
/	DC load regulation	$I_{ISO} = 0$ to 130mA,	$V_{CC} = 5V$, $SEL = GN$	IDB or V _{ISO}		1%			
V _{ISO(LOAD)}	De load regulation	$I_{ISO} = 0$ to 75 mA, \	I_{CC} = 3.3V, SEL = GI	NDB		1/0			
	Efficiency @ maximum	I _{ISO} = 130mA, C _{LOA}	- = 0 1uE//10uE	V_{CC} = 5V, SEL = V_{ISO}		53%			
FF	load current	IISO – ISOITIA, CLOA		V _{CC} = 5V, SEL = GNDB		42%			
		I _{ISO} = 75mA, C _{LOAD}	$= 0.1 \mu F / / 10 \mu F$	V _{CC} = 3.3V, SEL = GNDB		47%			
Quiescent o	current, DE = V_{CC} , \overline{RE} = 0V, DI	= 0V		<u> </u>					
			V _{CC} = 3.3\	/, SEL = GNDB		17	28		
		$R_L = NC^2$	$V_{CC} = 5.0V$, SEL = GNDB			15	22		
Supply current on lcc logic side			V _{CC} = 5.0\	$V_{CC} = 5.0V$, SEL = V_{ISO}		18	28	İ	
		$R_L = 54\Omega$	V _{CC} = 3.3\	V _{CC} = 3.3V, SEL = GNDB		94	125 120		
			V _{CC} = 5.0\	V _{CC} = 5.0V, SEL = GNDB		82			
	Supply current on		V _{CC} = 5.0\	V _{CC} = 5.0V, SEL = V _{ISO}		140	200	m A	
			V _{CC} = 3.3\	/, SEL = GNDB		65	95	mA	
	-	$R_L = 100\Omega$	= 100Ω $V_{CC} = 5.0V$, SEL = GNDB			55	80	1	
			V _{CC} = 5.0\	/, SEL = V _{ISO}		93	135		
				$V_{CC} = 3.3V$, SEL = GNDB		57	88	7	
		$R_L = 120\Omega$		V _{CC} = 5.0V, SEL = GNDB			72		
				/, SEL = V _{ISO}		83	120		
CA-IS3092 (Operating current, DE = V _{CC} , F	RE = 0V. DI = 250kHz			-1				
	- personng controlle, =			/, SEL = GNDB		92	125		
		$R_L = 54\Omega$		SEL = GNDB		85	120		
		: 	$V_{CC} = 5V$		1	145	210		
				/, SEL = GNDB		65	95		
СС	Supply current on	$R_L = 100\Omega$		SEL = GNDB	1	60	85	mA	
	logic side	2001	$V_{CC} = 5V$		1	100	145		
				/, SEL = GNDB		60	85		
		$R_L = 120\Omega$		<u> </u>	1	55	80		
		11 - 12012		$V_{CC} = 5V$, SEL = GNDB $V_{CC} = 5V$, SEL = V_{ISO}		95	140		
^A IC2000 (Operating current DE = V E) = 0\/ DI = 10MHz	, ,			33	140		
.A-133U38 (Operating current, DE = V _{cc} , F	L - UV, DI - TUIVIRIZ			1	104	150		
		P 540		/, SEL = GNDB	+				
		$R_L = 54\Omega$		V_{CC} = 5V, SEL = GNDB V_{CC} = 5V, SEL = V_{ISO} V_{CC} = 3.3V, SEL = GNDB		88 154	130 225		
	Supply current on	D = 1000			1	78	115	^	
СС	logic side	$R_L = 100\Omega$		SEL = GNDB	1	66	95	mA	
			V _{cc} = 5V, 3			113	165	1	
		D 4200		/, SEL = GNDB	1	70	100		
		$R_L = 120\Omega$		SEL = GNDB			90		
			$V_{CC} = 5V,$	SEL = V _{ISO}		101	150		

CHIPANALOG

Version 1.13 Notes:

- 1. DE = V_{CC} , \overline{RE} = 0V, DI = 0V or V_{CC} ; The available output current from V_{ISO} will be reduced when $T_A > 85$ °C, see Figure 6-14, Figure 6-18, the maximum output current of V_{ISO} vs. temperature.
- 2. R_L is bus load across A and B, R_L = NC means no-load connection between A and B

6.9. Switching Characteristics

6.9.1. Driver

All typical specs are at V_{CC} = 5V, V_{CCL} = V_{CC} , V_{ISOIN} = V_{ISO} , T_A = 25°C, Min/Max specs are over recommended operating conditions unless otherwise specified.

	Parameters	Test conditions	Minimum value	ТҮР	Maximum value	Unit
CA-IS3092						
t _{PLH} ,t _{PHL}	Driver Propagation Delay			100	250	ns
t _{PWD}	Driver output skew t _{PLH} - t _{PHL}	See Figure 7-2		5	20	ns
t _r ,t _f	Differential output rise/full time			150	500	ns
t _{PZH} ,t _{PZL}	Driver enable time	Soo Figure 7.2		300	800	ns
t _{PHZ} ,t _{PLZ}	Driver disable time	See Figure 7-3		20	50	ns
CA-IS3098		•				
t _{PLH} ,t _{PHL}	Driver Propagation Delay			20	50	ns
t _{PWD}	Driver output skew t _{PLH} - t _{PHL}	See Figure 7-2		3	12.5	ns
t _r ,t _f	Differential output rise/fall time			5	12	ns
t _{PZH} ,t _{PZL}	Driver enable time	Soo Figure 7.2		20	50	ns
t _{PHZ} ,t _{PLZ}	Driver disable time	See Figure 7-3		20	50	ns

6.9.2. Receiver


All typical specs are at $V_{CC} = 5V$, $V_{CCL} = V_{CC}$, $V_{ISOIN} = V_{ISO}$, $T_A = 25$ °C, Min/Max specs are over recommended operating conditions unless otherwise specified.

	Parameters	Test conditions	Minimum value	ТҮР	Maximum value	Unit
CA-IS3092						
t _{PLH} ,t _{PHL}	Receiver propagation delay			50	100	ns
t _{PWD}	Receiver output skew tplh - tphl	See Figure 7-4.			12	ns
t _r ,t _f	Receiver output rise/full time			2.5	4	ns
t _{PHZ} ,t _{PLZ}	Receiver disable time	Coo Figure 7 F		20	50	ns
t _{PZH} ,t _{PZL}	Receiver enable time, DE = 0V	See Figure 7-5.		30	80	ns
CA-IS3098						
t _{PLH} ,t _{PHL}	Receiver propagation delay			60	120	ns
t _{PWD}	Receiver output skew tplh - tphl	See Figure 7-4.			8	ns
t _r ,t _f	Receiver output rise/fall time]		2.5	4	ns
t _{PHZ} ,t _{PLZ}	Receiver disable time	Coo Figure 7 F		20	50	ns
t _{PZH} ,t _{PZL}	Receiver enable time, DE = 0V	See Figure 7-5.		30	80	ns



6.10. Typical Operating Characteristics


All typical specs are at V_{CC} = 5V, V_{CCL} = V_{CC} , V_{ISOIN} = V_{ISO} , T_A = 25°C, Min/Max specs are over recommended operating conditions unless otherwise specified.









Version 1.13





CA-IS3098x: DR = 20Mbps, $C_L = 200pF$


Shanghai Chipanalog Microelectronics Co., Ltd.



 $V_{CC} = 3.3V$, $V_{ISO} = 3.3V$, $R_L = NC$

CA-IS3092W, CA-IS3092VW, CA-IS3098W, CA-IS3098VW







7. Parameter Measurement Information

Shanghai Chipanalog Microelectronics Co., Ltd.




Figure 7-1. Driver DC Test Circuit




Figure 7-2. Driver Propagation Delays




Figure 7-3. Driver Enable and Disable Times






Figure 7-4. Receiver Propagation Delays




Figure 7-5. Receiver Enable and Disable Times

Notes:

- 1. $R_L = 54 \Omega$ for RS-485
- 2. C_L includes external circuit (fixture and instrumentation etc.) capacitance.






Figure 7-6. Common Mode Transient Immunity (CMTI) Test for the Half-duplex Mode



8. Detailed Description

The CA-IS3092/CA-IS3098 isolated half-duplex RS-485 transceivers provide up to 5kV_{RMS} of galvanic isolation between the cable side (bus-side) of the transceiver and the controller side (logic-side). These devices feature up to 150kV/µs common mode transient immunity, allow up to 20Mbps (CA-IS3098) or 0.5Mbps (CA-IS3092) communication across an isolation barrier. Power isolation is achieved with an integrated DC-DC convertor to generate a regulated 3.3V or 5V supply for the cable-side circuit. These devices do not require any external components other than bypass capacitors and bus termination resistors to realize an isolated RS-485 port. Robust isolation coupled with extended ESD protection and increased speed enables efficient communication in noisy environments, making them ideal for long distance transmission and multi-drop communication in a wide range of applications such as motor drives, PLC communication modules, telecom rectifiers, elevators, HVACs etc. systems. Two mechanisms against excessive power dissipation caused by faults or bus contention. The first, over-current protection on the output stage, provides immediate protection against short circuits over the entire common-mode voltage range. The second, a thermal shutdown circuit, forces the driver outputs into a high-impedance state.

8.1. Logic Input

The CA-IS309x devices include three logic inputs on the logic side: receiver enable, driver enable and driver digital input. The driver enable control DE pin has an internal weak pull-down to GNDA, while the digital input DI and receiver enable pins have an internal pull-up to V_{CC}/V_{CCL} , see Figure 8-1 the input equivalent circuit.




Figure 8-1. Input equivalent circuit

8.2. Fail-Safe Receiver

The receiver reads the differential input from the bus line (A and B) and transfers this data as a single-ended, logic-level output RO to the controller. Driving the enable input \overline{RE} low to enable the receiver. Driving \overline{RE} logic high to disable the receiver. RO is high impedance when \overline{RE} is logic high. The \overline{RE} pin has an internal pull-up resistor to V_{CC} for CA-IS3092W/CA-IS3098W or V_{CCL} for CA-IS3092VW/CA-IS3098VW.

The CA-IS309x family of RS-485 transceivers do not require external fail-safe bias resistors because a true fail-safe feature is integrated into the devices. In true fail-safe, the receiver's positive-going input threshold is $V_{IT+(IN)}$ (-110mV, typ. and -50mV, max.), if the differential receiver input voltage of V_A - V_B is greater than or equal to $V_{IT+(IN)}$, RO is logic high when \overline{RE} is low; RO is logic low when V_A - V_B is less than or equal to $V_{IT-(IN)}$ in case the receiver is enabled; thereby eliminating the need for fail-safe bias resistors while complying fully with the RS-485 standard, see Table 8-1 the receiver truth table. Fail-safe feature is used to keep the receiver's output in a defined state when the receiver is not connected to the cable, the cable has an open or the cable has a short.



Shanghai Chipanalog Microelectronics Co., Ltd.

Table 8-1. Receiver Truth Table

DIFFERENTIAL INPUT: VID = (VA - VB)	ENABLE (RE)	OUTPUT (RO)
$V_{\text{IT+(IN)}} \leq V_{\text{ID}}$	L	Н
$V_{\text{IT-(IN)}} < V_{\text{ID}} < V_{\text{IT+(IN)}}$	L	Indeterminate
$V_{ID} \leq V_{IT-(IN)}$	L	L
X	Н	Hi-Z
Open/Short/Idle	L	Н
X	Open	Hi-Z

Notes:

- X = don't care; H = high level; L = low level; Hi-Z = high impedance.
- 2. \overline{RE} has an internal weak pull-up to V_{CC} .

8.3. Driver

The transmitter converts a single-ended input signal (DI) from the local controller to differential outputs on the bus lines A and B. The truth table for the transmitter is provided in Table 8-2, the driver enable control DE pin has an internal weak pull-down to GNDA, see Figure 8-1 the input equivalent circuit; while the digital input DI pin has an internal pull-up to V_{CC} for CA-IS3092W/CA-IS3098W or V_{CCL} for CA-IS3092VW/CA-IS3098VW. The driver outputs and receiver inputs on the bus side are protected from ± 20 kV electrostatic discharge (ESD) to GNDB, as specified by the Human Body Model (HBM). The driver outputs also feature short-circuit protection and thermal shutdown.

Table 8-2. Transmitter Truth Table

T _x INPUT	ENABLE INPUT	OU	TPUT
(DI)	(DE)	Α	В
Н	Н	Н	L
L	Н	L	Н
X	L	Hi-Z	Hi-Z
X	OPEN	Hi-Z	Hi-Z
OPEN	Н	Н	L

Notes:

- 1. X = don't care; H = high level; L = low level; Hi-Z = high impedance.
- 2. DE pin has an internal weak pull-down to GNDA, and DI pin has an internal pull-up to Vcc/Vccl.

8.4. Protection Functions

8.4.1. Signal Isolation and Power Isolation

The CA-IS309x devices integrated digital galvanic isolators using Chipanalog's capacitive isolation technology based on the ON-OFF keying (OOK) modulation scheme, allow data transmission between the controller side and cable side of the transceiver with different power domains. Also, the power isolation is achieved with an integrated DC-DC convertor to generate a regulated 3.3V or 5V supply for the cable-side.

8.4.2. Undervoltage Lockout

Both CA-IS3092 and CA-IS3098 devices have undervoltage detection on V_{CC} supply terminal, the CA-IS3092VW/CA-IS3098VW also feature undervoltage detection on V_{CCL} supply terminal, that place the device in protected mode during an undervoltage event on V_{CCL} or/and V_{CC} , see Table 9-3 and Table 9-4. Once the undervoltage condition is cleared and the supply voltage has returned to a valid level, the devices transition to normal mode. The host controller should not attempt to send or receive messages until the device enters normal operation.



Table 8-3. CA-IS3092W/CA-IS3098W Undervoltage Lockout

V _{cc}	DEVICE STATE	BUS OUTPUT	RXD
> V _{CC(UVLO+)}	Normal	Per TXD	Mirrors Bus
< V _{CC(UVLO_)}	Protected mode	High Impedance	High Impedance

Table 8-4. CA-IS3092VW/CA-IS3098VW Undervoltage Lockout

V _{cc}	V _{CCL}	DEVICE STATE	BUS OUTPUT	RXD
> V _{CC(UVLO+)}	> V _{CCL(UVLO+)}	Normal	Per TXD	Mirrors Bus
< V _{CC(UVLO_)}	> V _{CCL(UVLO+)}	Protected mode	High Impedance	High Impedance
> V _{CC(UVLO+)}	< V _{CCL(UVLO_)}	Protected mode	High Impedance	High Impedance
< V _{CC(UVLO_)}	< V _{CCL(UVLO_)}	Protected mode	High Impedance	High Impedance

8.4.3. Thermal Shutdown

If the junction temperature of the CA-IS309x device exceeds the thermal shutdown threshold $T_{J(shutdown)}$ (180°C, typ.), the driver outputs go high-impedance state. The shutdown condition is cleared when the junction temperature drops to normal operation temperature range of the device (160°C, typ.).

8.4.4. Current-Limit

The CA-IS309x protect the transmitter output stage against a short-circuit to a positive or negative voltage over the common mode voltage range of -7V to 12V by limiting the driver current. However, this will cause large supply current and dissipation. Thermal shutdown further protects the devices from excessive temperatures that may result from a short circuit fault. The transmitter returns to normal operation once the short is removed.

8.5. Isolated Supply Output

The integrated DC-DC converter provide up to 650mW of isolated power with +3.3V or +5V fixed output voltage configurations, depending on the SEL pin status, see Table 8-5 for the supply configurations of CA-IS309x devices. Get the SEL pin fixed (connect to V_{ISO} or GNDB) before power on the transceivers.

Table 8-5. Supply Configuration

SEL INPUT	V _{cc}	V _{ISO}
Shorted to V _{ISO}	5 V	5V
Shorted to GNDB or floating	5 V	3.3V
Shorted to GNDB or floating	3.3 V ¹	3.3V ²

Notes:

- 1. $V_{DD} = 3.3 \text{ V}$, SEL shorted to V_{ISO} (essentially $V_{ISO} = 5 \text{ V}$) is not recommended.
- 2. The SEL pin has a weak pull-down internally. However, for $V_{ISO} = 3.3 \text{ V}$, the SEL pin should be connected to the GNDB externally, especially in the noisy system.

The maximum output current from V_{ISO} is shown as Table 8-6. Note that the I_{ISO} value in Table 8-6 is the maximum output current at +25°C with data rate x load capacitance < 0.5Mbps × 2nF for CA-IS3092W/CA-IS3092VW (20Mbps × 200pF for CA-IS3098W/CA-IS3098VW). As the increase of temperature, especially when the temperature exceeds +85°C, the maximum load current will be decreased, see more details in Figure 6-14, Figure 6-16, and Figure 6-18.



Table 8-6. Maximum Output Current of V_{ISO} @ T_A = 25°C

Supply voltage V _{CC} (V)	V _{iso} (V)	R_L (Ω) between A and B	I _{ISO} (mA)
4.5~5.5	5		130
4.5~5.5	3.3	NC¹	130
3.15~3.6	3.3		75
4.5~5.5	5		80
4.5~5.5	3.3	100	105
3.15~3.6	3.3		40
4.5~5.5	5		55
4.5~5.5	3.3	54	85
3.15~3.6	3.3		30
e:			

9. Applications Information

9.1. Overview

The CA-IS3092/CA-IS3098 family of half-duplex RS-485 transceivers commonly used for asynchronous data transmissions. For half-duplex devices, the driver and receiver enable pins allow for the configuration of different operating modes. Because of high peak currents flowing through V_{CC} and V_{ISO} supplies, bulk capacitance of at least $10\mu F$ is recommended on both pins. Higher values of bulk capacitors are helpful to reduce noise and ripple further and enhance performance, see Figure 9-1 the typical application circuit. Make sure there is no data transmission during the CA-IS309X power up.




Figure 9-1. Typical application circuit



9.2. Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. As seen in the following typical network application circuit, Figure 9-2. The maximum recommended data rate in the RS-485 network is 20Mbps, which can be achieved at a maximum cable length of 40ft (12m). The absolute maximum distance is 4000ft (1.2km) of cable, at which point, data rate is limited to 100kbps. These were the specifications made in the original RS-485 standard, new RS-485 transceivers and cables are pushing the limit of RS-485 far beyond its original definitions. However, the maximum data rate is still limited by the bus loading, number of nodes, cable length etc. factors. For RS-485 network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum data rate, number of nodes often lower. To minimize reflections, terminate the line at both ends with a termination resistor (120Ω in the typical application circuits), whose value matches the characteristic impedance (I_{I}) of the cable, and keep stub lengths off the main line as short as possible. As a general rule moreover, termination resistors should be placed at both far ends of the cable. This method, known as parallel termination, generally allows for higher data rates over longer cable length.




Figure 9-2. Typical isolated half-duplex RS-485 application circuit

9.3. 256 transceivers on the bus

The maximum number of transceivers and receivers allowed depends on how much each device loads down the system. All devices connected to an RS-485 network should be characterized in regard to multiples or fractions of unit loads. The maximum number of unit loads allowed one twisted pair, assuming a properly terminated cable with a characteristic impedance of 120Ω or more, is 32 (375Ω). The CA-IS309x transceivers have a 1/8-unit load ($96k\Omega$) receiver, which allows up to 256 transceivers, connected in parallel, on one communication line.

9.4. PCB Layout

Careful PCB layout is critical to achieve clean and stable communication operation. It is recommended to design an isolation channel underneath the isolator that is free from ground and signal planes. Any galvanic or metallic connection between the cable side and logic side will defeat the isolation. To make sure device operation is reliable at all data rates and supply voltages, the minimum $0.1\mu\text{F}/10\mu\text{F}$ decoupling capacitors between V_{CC} and GNDA, between V_{ISO} and GNDB are recommended. For the individual logic supply input V_{CCL} and V_{ISOIN} , we recommend to use a $1\mu\text{F}$ ceramic capacitors with X5R or X7R between V_{CCL} pin and GNDA, V_{ISOIN} and GNDB. Place the bypass capacitors, and the CA-IS309x IC on the same PCB layer. Place decoupling capacitors as close as possible to the CA-IS309x device pins, see Figure 9-3 recommended components placement for the PCB layout. The paths must be wide and short to minimize inductance, also any via holes must be avoided on these paths.








Figure 9-3. Recommended PCB Layout




10. Package Information

16-Pin Wide Body SOIC Package Outline






TOP VIEW



RECOMMENDED LAND PATTERN



FRONT VIEW

VIEW LEFT SIDE VIEW

Note:

1. All dimensions are in millimeters; angles are in degrees.



11. Soldering Information





Figure. 12-1 Soldering Temperature (reflow) Profile

Table. 12-1 Soldering Temperature Parameter


Profile Feature	Pb-Free Soldering
Ramp-up rate ($T_L = 217^{\circ}C$ to peak T_P)	3°C/s max
Time t _s of preheat temp (T _{smin} = 150°C to T _{smax} = 200°C)	60~120 seconds
Time t _L to be maintained above 217°C	60~150 seconds
Peak temperature T _P	260°C
Time t _P within 5°C of actual peak temp	30 seconds max
Ramp-down rate (peak T _P to T _L = 217°C)	6°C/s max
Time from 25°C to peak temperature T _P	8 minutes max



12. Tape and Reel Information



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



^{*}All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IS3092W	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1
CA-IS3092VW	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1
CA-IS3098W	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1
CA-IS3098VW	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1



13. Revision History

Revision Number	Description	Revised Date	Page Changed
Version 1.00	N/A		N/A
Version 1.02	Changed bypass capacitor value		21
Version 1.03	Added PCB layout description		22
Version 1.04	Created individual CA-IS3092/CA-IS3098 datasheet	2023/07/12	All
	Added new parts of CA-IS3092VW and CA-IS3098VW		2, 25
	Updated Typical Operating Characteristics		10
Version 1.05	Updated PCB layout Guidelines	2023/08/17	3
	Added data rate x load capacitance limitation		19
Version 1.06	Updated POD	2023/12/19	26
Version 1.07	Updated UL certification information	2023/03/20	7
Version 1.08	Figure 10-1 Cable Side GNDA changed to GNDB	2023/05/08	20
Version 1.09	Change driver enable time and driver disable time	2023/05/23	9
	Change receiver propagation delay		9
	Parameter Measurement Information		14
Version 1.10	Update VDE, TUV information	2023/09/17	6, 7
Version 1.11	Update VDE, UL, CQC, TUV information	2024/04/16	1, 6, 7
	Update the test conditions of V _{IOSM}		
Version 1.12	Update the writing method of the maximum load current I _{ISO} value and	2024/09/10	1, 6, 7, 8, 9
	update its annotation		
	Add notes to CMTI parameters		
	Update VDE information:		
	1. Add Maximum impulse voltage V _{IMP}		
	2. Update Maximum surge isolation voltage V _{IOSM}		
	Update CQC certification standards		
Version 1.13	Update TUV certification information	2024/12/16	1, 7
	Update supply current of CA-IS3098 operating at 10-MHz square wave		9
	Update recommended land pattern of SOIC16-WB		24

CHIPANALOG

14. Important Notice

The above information is for reference only and intended to help Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

Trademark information

Chipanalog Inc.® and Chipanalog® are registered trademarks of Chipanalog.



http://www.chipanalog.com