

CA-IS3082/88Cx 5kV_{RMS} Reinforced Isolated Half-Duplex RS-485 Transceiver

1 Key Features

- Meets or Exceeds the Requirements of the TIA/EIA-485A Standard
- Data Rate
 - CA-IS3082C: 500kbps
 - CA-IS3088C: 12Mbps
- 1/8 Unit Load (Up to 256 Bus Nodes)
- Logic-Side Supply Voltage: 3V to 5.5V
- Bus-Side Supply Voltage: 3V to 5.5V
- Common Mode Range on Bus Pins: -7V to +12V
- High CMTI: $\pm 150\text{kV}/\mu\text{s}$ (typ)
- Bus Pins (A/B) ESD Protection: $\pm 20\text{kV}$ (HBM)
- Driver with Current Limiter and Thermal Shutdown Protection
- Open, Short and Idle Bus Failsafe Protection
- Extended Industrial Temperature Range: -40°C to 125°C
- 16-Pin Wide-Body SOIC Package, Pinouts Compatible With Industrial Standard Isolated RS-485 Transceiver
- > 40-Year Lifetime at Rated Isolated Voltage
- Safety-Related Certifications (Pending):
 - 5-kV_{RMS} Isolation for 1 Minute per UL 1577
 - 7070-V_{PK} V_{IOTM} per DIN EN IEC 60747-17 (VDE 0884-17):2021-10
 - CQC Certification According to GB4943.1-2022
 - TUV Certification

2 Applications

- Solar Inverter
- Industrial Automation
- Motor Drivers
- Building Automation
- Electricity Meters

3 Description

The CA-IS3082/88Cx devices are reinforced isolated RS-485 transceivers which have excellent performance to meet the needs of the industrial applications. All devices of this family have the logic input and output buffers separated by a

silicon oxide (SiO₂) insulation barrier that provides up to 5kV_{RMS} (60s) of galvanic isolation of and typical $\pm 150\text{-kV}/\mu\text{s}$ CMTI. Isolation barrier improves communication quality by breaking ground loops and reducing noise where there are large differences in ground potential between ports.


The CA-IS3082/88Cx devices support multi-node data communication, and maximum data rate is up to 12Mbps, allowing up to 256 transceivers (loads) on a common bus. The CA-IS3082/88Cx devices are half-duplex transceivers, which could control the driver and receiver enable pins to avoid bus conflicts.

The CA-IS3082/88Cx devices are available in 16-pin wide-body SOIC package which is compatible with the industry standard isolated RS-485 transceivers, and specified over extended industrial temperature range of -40°C to $+125^\circ\text{C}$.

Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CA-IS3082CWX CA-IS3082CWNX CA-IS3088CWNX	SOIC16-WB (W)	10.30mm × 7.50mm

Simplified Block Diagram



4 Ordering Guide

Table 4-1 Ordering Guide for Valid Ordering Part Number

Part Number	V _{DDA} (V)	V _{DDB} (V)	Full/half-duplex	Date Rate (Mbps)	Isolation Rating (V _{RMS})	PIN 7 and PIN 10 Definition	Package
CA-IS3082CWX	3.0~5.5	3.0~5.5	Half-duplex	0.5	5000	GNDA/GNDB	SOIC16-WB
CA-IS3082CWNX	3.0~5.5	3.0~5.5	Half-duplex	0.5	5000	NC	SOIC16-WB
CA-IS3088CWNX	3.0~5.5	3.0~5.5	Half-duplex	12	5000	NC	SOIC16-WB

Table of Contents

1	Key Features	1			
2	Applications.....	1			
3	Description	1			
4	Ordering Guide	2			
5	Pin Descriptions and Functions	4			
5.1	CA-IS3082CWX	4			
5.2	CA-IS3082/88CWNX	5			
6	Specifications.....	6			
6.1	Absolute Maximum Ratings ¹	6			
6.2	ESD Ratings.....	6			
6.3	Recommended Operating Conditions	6			
6.4	Thermal Information	6			
6.5	Insulation Specifications.....	7			
6.6	Safety-Related Certifications	8			
6.7	Safety Limiting Values	8			
6.8	Electrical Characteristics	9			
6.8.1	Driver	9			
6.8.2	Receiver	9			
6.8.3	Supply Current	10			
6.9	Timing Characteristics	10			
6.9.1	Driver	10			
6.9.2	Receiver	11			
7	Parameter Measurement Information	12			
8	Detailed Description	15			
8.1	Overview	15			
8.2	Logic Input	15			
8.3	Receiver	15			
8.4	Driver	16			
8.5	Device Protection Functions	17			
8.5.1	Signal Isolation.....	17			
8.5.2	Thermal Shutdown Protection.....	17			
8.5.3	Current Limiting Protection	17			
9	Application and Implementation	18			
9.1	Application Overview	18			
9.2	Bus Node Number.....	18			
9.3	PCB Layout	19			
10	Package Information	20			
10.1	SOIC16-WB Package	20			
11	Soldering Information	21			
12	Tape and Reel Information	22			
13	Revision History	23			
14	Important Notice	24			

5 Pin Descriptions and Functions

5.1 CA-IS3082CWX




Figure 5-1 Pin Configuration

Table 5-1 Pin Description and Functions

NAME	PIN NUMBER	TYPE	DESCRIPTION
VDDA	1	Power supply	Logic-side power input. Bypass VDDA to GNDA with both 0.1 μ F and 1 μ F capacitors as close to the device as possible.
GNDA	2, 7, 8	Ground	Logic-side ground. GNDA is the ground reference for digital signals.
RO	3	Digital Output	Receiver data output. Drive \overline{RE} low to enable receiver. With \overline{RE} low, RO is high when $(V_A - V_B) \geq -50\text{mV}$ and is low when $(V_A - V_B) \leq -200\text{mV}$.
\overline{RE}	4	Digital Input	Receiver output enable, pulled up internally. Driver \overline{RE} low or connect it to GNDA to enable receiver. Drive \overline{RE} high to disable receiver.
DE	5	Digital Input	Driver output enable, pulled down internally. Drive DE high to enable driver. Drive DE low or connect it to GNDA to disable driver.
DI	6	Digital Input	Driver input, pulled up internally. With DE high, a logical low on DI forces the non-inverting output (A) low and the inverting output (B) high; a logical high on DI forces the non-inverting output high and the inverting output low.
GNDB	9, 10, 15	Ground	Bus side ground. GNDB is the ground reference for the RS-485 bus signals.
NC	11, 14	--	No internal connection, could connect it to Vddb or GNDB or leave it open.
A	12	Bus I/O	Non-inverting receiver input and driver output.
B	13	Bus I/O	Inverting receiver input and driver output.
Vddb	16	Power supply	Bus side power input. Bypass Vddb to GNDB with both 0.1 μ F and 1 μ F capacitor as close to the device as possible.

5.2 CA-IS3082/88CWNX




Figure 5-2 Pin Configuration

Table 5-2 Pin Description and Functions

NAME	PIN NUMBER	TYPE	DESCRIPTION
VDDA	1	Power supply	Logic-side power input. Bypass VDDA to GNDA with both 0.1 μ F and 1 μ F capacitors as close to the device as possible.
GNDA	2, 8	Ground	Logic-side ground. GNDA is the ground reference for digital signals.
RO	3	Digital Output	Receiver data output. Drive \overline{RE} low to enable receiver. With \overline{RE} low, RO is high when $(V_A - V_B) \geq -50\text{mV}$ and is low when $(V_A - V_B) \leq -200\text{mV}$.
\overline{RE}	4	Digital Input	Receiver output enable, pulled up internally. Driver \overline{RE} low or connect it to GNDA to enable receiver. Drive \overline{RE} high to disable receiver.
DE	5	Digital Input	Driver output enable, pulled down internally. Drive DE high to enable driver. Drive DE low or connect it to GNDA to disable driver.
DI	6	Digital Input	Driver input, pulled up internally. With DE high, a logical low on DI forces the non-inverting output (A) low and the inverting output (B) high; a logical high on DI forces the non-inverting output high and the inverting output low.
NC	7	--	No internal connection, could connect it to VDDA or GNDA or leave it open.
GNDB	9, 15	Ground	Bus side ground. GNDB is the ground reference for the RS-485 bus signals.
NC	10, 11, 14	--	No internal connection, could connect it to VDDB or GNDB or leave it open.
A	12	Bus I/O	Non-inverting receiver input and driver output.
B	13	Bus I/O	Inverting receiver input and driver output.
VDDB	16	Power supply	Bus side power input. Bypass VDDB to GNDB with both 0.1 μ F and 1 μ F capacitor as close to the device as possible.

6 Specifications

6.1 Absolute Maximum Ratings¹

PARAMETER		MIN	MAX	UNIT
V_{DDA}, V_{DDB}	Supply voltage ²	-0.5	6.0	V
V_{IO}	Bus voltage of A and B ²	-8	13	V
V_{IO}	Logical voltage of DI, DE \overline{RE} and RO	-0.5	$V_{DDA} + 0.5^3$	V
I_{IO}	Output current of RO	-20	20	mA
T_J	Junction Temperature	-40	150	°C
T_{STG}	Storage Temperature	-65	150	°C

NOTE:

- Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values except differential I/O bus voltages are with respect to the local ground (GNDA or GNDB) and are peak voltage values.
- Maximum voltage must not exceed 6V.

6.2 ESD Ratings

		VALUE	UNIT	
V_{ESD} Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	Bus pins (A, B) to GNDB	±20	kV
		Bus-side other pins to GNDB	±8	
		All logic-side pins to GNDA	±8	
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins	±2		

6.3 Recommended Operating Conditions

PARAMETER		MIN	NOM	MAX	UNIT
V_{DDA}	Logic-side supply voltage, with respect to GNDA	3.0	3.3 or 5.0	5.5	V
V_{DDB}	Bus-side supply voltage, with respect to GNDB	3.0	3.3 or 5.0	5.5	V
V_{OC}	Common mode voltage on bus pins (A, B)	-7		12	V
V_{ID}	Differential input voltage between A and B	-12		12	V
R_L	Differential load resistance	54			Ω
V_{IH}	High-level input voltage of DI, DE and \overline{RE}	$0.7 \times V_{DDA}$		$V_{DDA} + 0.3$	V
V_{IL}	Low-level input voltage of DI, DE and \overline{RE}	-0.3		$0.3 \times V_{DDA}$	V
I_{IO}	Output current of RO	-8		8	mA
DR	Data Rate	CA-IS3082C		500	kbps
		CA-IS3088C		12	Mbps
T_A	Ambient Temperature	-40		125	°C
T_J	Junction Temperature	-40		150	°C

6.4 Thermal Information

THERMAL METRIC		PACKAGE	UNIT
		SOIC16-WB (W)	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	83.4	°C/W

6.5 Insulation Specifications

PARAMETR		TEST CONDITIONS	VALUE	UNIT
CLR	External clearance ¹	Shortest terminal-to-terminal distance through air	8	mm
CPG	External creepage ¹	Shortest terminal-to-terminal distance across the package surface	8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	28	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300V _{RMS}	I-IV	
		Rated mains voltage ≤ 600V _{RMS}	I-IV	
		Rated mains voltage ≤ 1000V _{RMS}	I-III	
DIN EN IEC 60747-17 (VDE 0884-17)²				
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	V _{PK}
V _{IOWM}	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) Test	1000	V _{RMS}
		DC voltage	1414	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification); V _{TEST} = 1.2 × V _{IOTM} , t = 1s (100% production)	7070	V _{PK}
V _{IMP}	Maximum impulse voltage	1.2/50-μs waveform per IEC 62368-1	9846	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ³	V _{IOSM} ≥ 1.3 × V _{IMP} ; Tested in oil (qualification test), 1.2/50-μs waveform per IEC 62368-1	12800	V _{PK}
Q _{pd}	Apparent charge ⁴	Method a, After input/output safety test subgroup 2/3, V _{ini} = V _{IOTM} , t _{ini} = 60s; V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10s	≤ 5	pC
		Method a, After environmental tests subgroup 1, V _{ini} = V _{IOTM} , t _{ini} = 60s; V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10s	≤ 5	
		Method b1, At routine test (100% production) and preconditioning (type test) V _{ini} = 1.2 × V _{IOTM} , t _{ini} = 1s; V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁵	V _{IO} = 0.4 × sin(2πft), f = 1MHz	~ 0.5	pF
R _{IO}	Isolation resistance ⁵	V _{IO} = 500V, T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500V, 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
UL 1577				
V _{ISO}	Maximum withstanding isolation voltage	V _{TEST} = V _{ISO} , t = 60s (qualification), V _{TEST} = 1.2 × V _{ISO} , t = 1s (100% production)	5000	V _{RMS}

NOTE:

- Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- Apparent charge is electrical discharge caused by a partial discharge (pd).
- All pins on each side of the barrier tied together creating a two-terminal device.

6.6 Safety-Related Certifications

VDE	UL	CQC (Pending)	TUV
Certified according to DIN EN IEC 60747-17(VDE 0884-17):2021-10; EN IEC 60747-17:2020+AC:2021	Certified according to UL 1577 Component Recognition Program	Certified according to GB4943.1-2022	Certified according to EN 61010-1 and EN 62368-1
Reinforced insulation V _{IORM} : 1414V _{PK} V _{IOTM} : 7070V _{PK} V _{IOSM} : 12800V _{PK}	Single protection: 5000V _{RMS}	Reinforced insulation (Altitude ≤ 5000m)	EN 61010-1: 5000V _{RMS} EN 62368-1: 5000V _{RMS}
Certification number: 40057278	Certification number: E511334 (CA-IS3088CWNX is pending)	Certification number: Pending	Client reference number: 2253313 (CA-IS3088CWNX is pending)

6.7 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

Parameter		Test Conditions	MIN	TYP	MAX	UNIT
I _s	Safety input, output, or supply current	R _{θJA} = 83.4°C/W, V _i = 5.5V, T _J = 150°C, T _A = 25°C			272	mA
		R _{θJA} = 83.4°C/W, V _i = 3.6V, T _J = 150°C, T _A = 25°C			416	
P _s	Safety input, output, or total power	R _{θJA} = 83.4°C/W, T _J = 150°C, T _A = 25°C			1498	mW
T _s	Maximum safety temperature				150	°C

6.8 Electrical Characteristics

6.8.1 Driver

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25^\circ\text{C}$ and $V_{DDA} = V_{DDB} = 5\text{V}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$ V_{OD1} $	Differential output voltage	$V_{DDB} = 5\text{V}$, no load	2.7	4.6	5.5	V
$ V_{OD2} $	Differential output voltage	$R_L = 54\Omega$, $C_L = 50\text{pF}$, see Figure 7-1	1.5	3.6		V
$\Delta V_{OD} $	Change in magnitude of differential-output voltage		-0.2		0.2	
V_{OC}	Common-mode output voltage		1	$V_{DDB}/2$	3	
ΔV_{OC}	Change in magnitude of common-mode output voltage		-0.2		0.2	
I_{IH}, I_{IL}	Input current (DI, DE)		DI or DE = 0V or V_{DDA}	-20		
I_{OS}	Driver short-circuit output current	DE = V_{DDA} , V_A or $V_B = -7\text{V}$	-150		150	mA
		DE = V_{DDA} , V_A or $V_B = 12\text{V}$				
CMTI	Common mode transient immunity	$V_{CM} = 1000\text{V}$, see Figure 7-8	± 100	± 150		kV/ μs

6.8.2 Receiver

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25^\circ\text{C}$ and $V_{DDA} = V_{DDB} = 5\text{V}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IT+(IN)}$	Positive-going input threshold voltage threshold			-110	-50	mV
$V_{IT-(IN)}$	Negative-going input threshold voltage threshold		-200	-140		mV
$V_{IT(HYS)}$	Receiver input hysteresis			30		mV
I_i	Bus input current	V_A or $V_B = 12\text{V}$, $V_{DDB} = 3.3\text{V}$ or 5V , other logic input pins are connected to 0V		75	125	μA
		V_A or $V_B = 12\text{V}$, $V_{DDB} = 0\text{V}$, other logic input pins are connected to 0V		80	125	
		V_A or $V_B = -7\text{V}$, $V_{DDB} = 3.3\text{V}$ or 5V , other logic input pins are connected to 0V	-100	-40		
		V_A or $V_B = -7\text{V}$, $V_{DDB} = 0\text{V}$, other logic input pins are connected to 0V	-100	-40		
R_{ID}	Bus input resistance	Between A and B	96			k Ω
I_{IH}, I_{IL}	Input current (\overline{RE})	$\overline{RE} = 0\text{V}$ or V_{DDA}	-20		20	μA
V_{OH}	Output voltage high level	$V_{DDA} = 5\text{V}$, $I_{OH} = -4\text{mA}$	$V_{DDA} - 0.4$	$V_{DDA} - 0.2$		V
V_{OL}	Output voltage low level	$V_{DDA} = 5\text{V}$, $I_{OL} = 4\text{mA}$		0.2	0.4	V
C_{ID}	Bus differential input capacitance	$V_i = 0.4\text{V} \times \sin(2\pi ft)$, $f = 1\text{MHz}$, between A and B		12		pF
C_{IN}	Bus single-ended input capacitance	$V_i = 0.4\text{V} \times \sin(2\pi ft)$, $f = 1\text{MHz}$, A or B to GNDB		18		pF
CMTI	Common mode transient immunity	$V_{CM} = 1000\text{V}$, see Figure 7-8	± 100	± 150		kV/ μs

6.8.3 Supply Current

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25^\circ\text{C}$ and $V_{DDA} = V_{DDB} = 5\text{V}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I_{DDA}	Logic-side supply current	$\overline{RE} = 0\text{V or } V_{DDA},$ $DE = V_{DDA}$	$DI = V_{DDA}$	$V_{DDA} = 3.3\text{V}$	3.2	5.0	mA
				$V_{DDA} = 5\text{V}$	3.3	5.0	
				$V_{DDA} = 3.3\text{V}$	1.9	3.0	
				$V_{DDA} = 5\text{V}$	2.0	3.0	
		$\overline{RE} = 0\text{V or } V_{DDA},$ $DE = 0\text{V}$	$DI = 0\text{V}$	$V_{DDA} = 3.3\text{V}$	4.6	8.0	
				$V_{DDA} = 5\text{V}$	4.7	8.0	
				$V_{DDA} = 3.3\text{V}$	3.1	5.0	
				$V_{DDA} = 5\text{V}$	3.2	5.0	
I_{DDB}	Bus-side supply current	$\overline{RE} = 0\text{V or } V_{DDA},$ $DE = V_{DDA}$	$DI = V_{DDA},$ no load between A and B	$V_{DDA} = 3.3\text{V}$	3.7	5.5	
				$V_{DDA} = 5\text{V}$	3.8	5.5	
				$V_{DDA} = 3.3\text{V}$	3.2	5.0	
				$V_{DDA} = 5\text{V}$	3.3	5.0	
		$\overline{RE} = 0\text{V or } V_{DDA},$ $DE = V_{DDA}$	$DI = 0\text{V},$ no load between A and B	$V_{DDA} = 3.3\text{V}$	4.9	8.0	
				$V_{DDA} = 5\text{V}$	5.0	8.0	
				$V_{DDA} = 3.3\text{V}$	3.4	5.5	
				$V_{DDA} = 5\text{V}$	3.5	5.5	

6.9 Timing Characteristics

6.9.1 Driver

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25^\circ\text{C}$ and $V_{DDA} = V_{DDB} = 5\text{V}$ (unless otherwise noted).

CA-IS3082CWX, CA-IS3082CWNX

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Driver Propagation Delay	See Figure 7-2 and Figure 7-3		100	250	ns
t_{PWD}	Driver output skew $ t_{PLH} - t_{PHL} $			5	20	ns
t_r	Differential output rise time			125	500	ns
t_f	Differential output fall time			125	500	ns
t_{PZH}, t_{PZL}	Driver enable time	See Figure 7-7		40	80	ns
t_{PHZ}, t_{PLZ}	Driver disable time			40	80	ns

CA-IS3088CWNX

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Driver Propagation Delay	See Figure 7-2 and Figure 7-3		40	80	ns
t_{PWD}	Driver output skew $ t_{PLH} - t_{PHL} $			3	15	ns
t_r	Differential output rise time			5	12	ns
t_f	Differential output fall time			5	12	ns
t_{PZH}, t_{PZL}	Driver enable time	See Figure 7-7		45	90	ns
t_{PHZ}, t_{PLZ}	Driver disable time			35	80	ns

6.9.2 Receiver

Over recommended operating temperature range (unless otherwise noted). All typical specifications are at $T_A = 25^\circ\text{C}$ and $V_{DDA} = V_{DDB} = 5\text{V}$ (unless otherwise noted).

CA-IS3082CWX, CA-IS3082CWNX

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL} Receiver Propagation Delay	See Figure 7-4 and Figure 7-5		90	200	ns
t_{PWD} Receiver output skew $ t_{PLH} - t_{PHL} $				20	ns
t_r Receiver output rise time			2.5	4	ns
t_f Receiver output fall time			2.5	4	ns
t_{PHZ} , t_{PLZ} Receiver enable time	See Figure 7-6		8	25	ns
t_{PZH} , t_{PZL} Receiver disable time, DE = 0V			8	25	ns

CA-IS3088CWNX

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL} Receiver Propagation Delay	See Figure 7-4 and Figure 7-5		80	150	ns
t_{PWD} Receiver output skew $ t_{PLH} - t_{PHL} $				20	ns
t_r Receiver output rise time			2.5	4	ns
t_f Receiver output fall time			2.5	4	ns
t_{PHZ} , t_{PLZ} Receiver enable time	See Figure 7-6		6	20	ns
t_{PZH} , t_{PZL} Receiver disable time, DE = 0V			6	20	ns

7 Parameter Measurement Information





Figure 7-1 Driver DC Test Circuit



- Note:**
1. The input pulse is supplied by a generator with characteristics: PRR ≤ 125kHz, 50% duty cycle; rise time $t_r \leq 6\text{ns}$, fall time $t_f \leq 6\text{ns}$; $Z_0 = 50\Omega$.
 2. Load capacitance C_L includes external circuit (instrumentation and fixture etc.) capacitance

Figure 7-2 Driver Propagation Delay Test Circuit





Figure 7-3 Driver Output Rise and Fall Time and Propagation Delay



- Note:**
1. The input pulse is supplied by a generator with characteristics: PRR \leq 125kHz, 50% duty cycle; rise time $t_r \leq$ 6ns, fall time $t_f \leq$ 6ns; $Z_o = 50\Omega$.
 2. Load capacitance C_L includes external circuit (instrumentation and fixture etc.) capacitance

Figure 7-4 Receiver Propagation Delay Test Circuit




Figure 7-5 Receiver Output Rise and Fall Time and Propagation Delay




Figure 7-6 Receiver Enable and Disable Time




Figure 7-7 Driver Enable and Disable Time




Figure 7-8 Common Mode Transient Immunity (CMTI) Test Circuit

8 Detailed Description

8.1 Overview

The CA-IS3082/88Cx reinforced isolated RS-485 transceivers provide up to $5kV_{RMS}$ of galvanic isolation between the cable side (bus side) of the transceiver and the controller side (logic side). These devices feature $\pm 150\text{-kV}/\mu\text{s}$ (typ) common mode transient immunity, allowing up to 500-kbps or 12-Mbps data rate across the isolation barrier. Robust isolation performance with extended ESD protection enables reliable communication in noisy environments, making these devices ideal for a wide range of industrial applications, such as motor drives, PLC communication modules, elevators, and HVAC. There exist two mechanisms against excessive power dissipation caused by faults or bus contention. The first, a current limiter on the output stage of the driver, providing immediate protection against short circuits over the entire common-mode voltage range. The second, a thermal shutdown circuit forces the driver outputs into a high-impedance state once the junction temperature exceeds $T_{J(\text{shutdown})}$.

8.2 Logic Input




Figure 8-1 Logic Input Equivalent Circuit

The CA-IS3082/88Cx isolated RS-485 transceivers include three logic inputs on the logic side: receiver enable pin \overline{RE} , driver enable pin DE and driver digital input pin DI. The driver enable pin DE is weakly pulled down to GNDA internally, while the digital input DI pin and receiver enable \overline{RE} pin are weakly pulled up to VDDA internally. The logic input equivalent circuit is shown in [Figure 8-1](#).

8.3 Receiver

The receiver detects the differential input from the bus line (A and B) and transfers it to a single-ended output RO to the logic-side controller. When the receiver enable pin \overline{RE} is set to low, receiver is enabled. When the receiver enable pin \overline{RE} is set to high, receiver is disabled. The truth table of CA-IS3082/88Cx's receiver is shown in [Table 8-1](#).

In case the receiver has been enabled, if the differential input voltage $V_{ID} = V_A - V_B$ is higher than or equal to the threshold voltage $V_{IT+(IN)}$, receiver output RO is logical high. Conversely, if the differential input voltage V_{ID} is lower than or equal to the threshold voltage $V_{IT-(IN)}$, receiver output RO is logical low. If the differential input voltage V_{ID} is between $V_{IT+(IN)}$ and $V_{IT-(IN)}$, receiver output RO is indeterminate.

When \overline{RE} is logical high or open, the receiver is disabled and the output RO is high-impedance and is irrelevant to the magnitude and polarity of V_{ID} .

When the bus inputs are open, short or on idle state, a failsafe logic high output at RO pin is achieved, and the external fail-safe bias resistors could be eliminated.

Table 8-1 Truth Table of Receiver¹

VDDA	VDDB	DIFFERENTIAL INPUT	ENABLE	OUTPUT
		$V_A - V_B$	\overline{RE}^2	RO
PU	PU	$V_{IT+(IN)} \leq V_A - V_B$	L	H
		$V_{IT-(IN)} < V_A - V_B < V_{IT+(IN)}$	L	Indeterminate
		$V_A - V_B \leq V_{IT-(IN)}$	L	L
		X	H	Hi-Z
		X	Open	Hi-Z
		Open/Short/Idle	L	H
PD	PU	X	X	Hi-Z
PU	PD	X	L	H

NOTE:

- H = high level, L = low level, X = irrelevant, High-Z = high impedance, PD = powered down, PU = powered up.
- \overline{RE} is weakly pulled up to VDDA internally.

8.4 Driver

The driver converts the single-ended input signal (DI) from the local controller to the differential outputs for the bus lines A and B. The truth table of driver is shown in [Table 8-2](#). The driver outputs and receiver inputs are protected by ± 20 -kV electrostatic discharge (ESD) to GNDB on the bus side, as specified by the Human Body Model (HBM). The driver outputs also feature current limiting and thermal shutdown protection. The DE pin of driver is weakly pulled down to GNDA internally, thus the driver is disabled when the DE pin is floating. The DI pin of driver is weakly pulled up. When the driver is enabled, the driver outputs high level if DI is floating.

Table 8-2 Truth Table of Driver¹

VDDA	VDDB	LOGIC INPUT	ENABLE INPUT	OUTPUTS	
		DI ²	DE ³	A	B
PU	PU	H	H	H	L
		L	H	L	H
		X	L	Hi-Z	Hi-Z
		X	Open	Hi-Z	Hi-Z
		Open	H	H	L
PD	PU	X	X	Hi-Z	Hi-Z
PU	PD	X	X	Hi-Z	Hi-Z
PD	PD	X	X	Hi-Z	Hi-Z

NOTE:

- H = high level, L = low level, X = irrelevant, High-Z = high impedance, PD = powered down, PU = powered up.
- DI is weakly pulled up to VDDA internally.
- DE is weakly pulled down to GNDA internally.

8.5 Device Protection Functions

8.5.1 Signal Isolation

The CA-IS3082/88Cx devices integrate digital galvanic isolators using capacitive isolation technology based on the ON-OFF keying (OOK) modulation scheme, allowing data transmission between the logical side and bus side of the transceiver with 5-kV_{RMS} isolation rating.

8.5.2 Thermal Shutdown Protection

If the junction temperature of the CA-IS3082/88Cx device exceeds the thermal shutdown threshold $T_{J(\text{shutdown})}$ (175°C, typ), the driver is disabled and the driver outputs go high-impedance state. The shutdown condition is cleared when the junction temperature drops to normal operation temperature range of the device.

8.5.3 Current Limiting Protection

The CA-IS3082/88Cx devices protect the driver output stage against a short circuit to a positive or negative voltage over the common mode voltage range from -7V to 12V by limiting the driver output current. However, this could cause large supply current and dissipation, as well as result in the rising of junction temperature. Thermal shutdown protection function could further protect the devices from excessive temperature rise.

9 Application and Implementation

9.1 Application Overview




Figure 9-1 Typical Half-Duplex RS-485 Network Topology

The CA-IS3082/88Cx devices are isolated half-duplex RS-485 transceivers. Users could control the driver and receiver enable pins to configure different operation modes and thus avoid bus conflicts. The typical RS-485 network consists of multiple transceivers connecting in parallel to a twisted-pair bus cable, achieving long-distance data transmission between different nodes, which is shown in [Figure 9-1](#).

The maximum data rate of the CA-IS3082/88Cx devices is 500kbps or 12Mbps. The maximum data rate achieved in practical applications is limited by the bus loading, number of nodes, cable length, network topology etc. factors. Margin must be given in RS-485 network design for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity. To minimize reflections, terminate the line at both ends with a termination resistor (typical value is 120Ω) whose value matches the characteristic impedance (Z_0) of the cable, and keep stub lengths off the main line as short as possible. The termination resistors should always be placed at the far ends of the cable which is known as parallel termination, generally allowing for higher data rates over longer cable length.

9.2 Bus Node Number

The maximum number of transceivers (or receivers) that the RS-485 bus allows to be attached to depends on the overall load of the system, and any device connected to the bus would introduce additional bus load. RS-485 bus load is usually measured in "unit load" according to the RS-485 standard. With a twisted-pair cable which characteristic impedance is 120Ω (or greater), the bus could be connected to 32 receivers which the input impedance is "unit load" as well as 12kΩ (thus the total bus load is $12k\Omega / 32 = 375\Omega$). The receiver input impedance of the CA-IS3082/88Cx device is 1/8-unit load that is 96kΩ, thus the number of transceivers allowed to be attached to a common bus could reach up to $32 \times 8 = 256$.


9.3 PCB Layout

It is recommended to design an isolation channel underneath the isolator that is free from ground and signal planes. Any galvanic or metallic connection between the bus side and logic side would lower down the isolation rating. To make sure device operation is reliable at all data rates, the decoupling capacitors between VDDA and GNDA and between VDDB and GNDB are recommended. The capacitors should be located as close as possible to the device to minimize inductance and keep the value enough at the operating temperature range. Ceramic capacitors are recommended.


10 Package Information

10.1 SOIC16-WB Package


The values for the dimensions are shown in millimeters.




TOP VIEW




RECOMMENDED LAND PATTERN



FRONT VIEW




LEFT SIDE VIEW

11 Soldering Information

Figure 11-1 Soldering Temperature Curve
Table 11-1 Soldering Temperature Parameters


Profile Feature	Pb-Free Soldering
Ramp-up rate ($T_L = 217^\circ\text{C}$ to peak T_p)	3°C/s max
Time t_s of preheat temp ($T_{smin} = 150^\circ\text{C}$ to $T_{smax} = 200^\circ\text{C}$)	60~120 seconds
Time t_L to be maintained above 217°C	60~150 seconds
Peak temperature T_p	260°C
Time t_p within 5°C of actual peak temp	30 seconds max
Ramp-down rate (peak T_p to $T_L = 217^\circ\text{C}$)	6°C/s max
Time from 25°C to peak temperature T_p	8 minutes max

12 Tape and Reel Information

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IS3082CWX	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1
CA-IS3082CWNX	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1
CA-IS3088CWNX	SOIC	W	16	1000	330	16.4	10.9	10.7	3.2	12.0	16.0	Q1

13 Revision History

Revision	Description	Date	Page
Version 1.00	NA	2024.08.01	NA
Version 1.01	<ol style="list-style-type: none">1. Add new part number: CA-IS3088CWNX2. Update safety-related certifications: UL and TUV of CA-IS3082C are completed3. Add Safety Limiting Values	2025.07.04	1, 2, 5, 8, 10, 11, 22

14 Important Notice

The above information is for reference only and is used to assist Chipanalog customers in design and development. Chipanalog reserves the right to change the above information due to technological innovation without prior notice.

Chipanalog products are all factory tested. The customers shall be responsible for self-assessment and determine whether it is applicable for their specific application. Chipanalog's authorization to use the resources is limited to the development of related applications that the Chipanalog products involved in. In addition, the resources shall not be copied or displayed. And Chipanalog shall not be liable for any claim, cost, and loss arising from the use of the resources.

Trademark Information

Chipanalog Inc. ®, Chipanalog® are trademarks or registered trademarks of Chipanalog.



<http://www.chipanalog.com>